

**MOTOROLA**

SIML8

Command Set

MC68HC08

Microcontroller

Simulation Software

SIML8, an MS-DOS format program, simulates the 68HC08 microcontroller CPU, RAM, ROM, Port E and timer.

For QUICK-START information, run the program MANUAL. (This program is on your SIML8 disk).

For on-line SIML8 help, enter the HELP command or press the F1 key.

To do input/output simulation, see the descriptions of the SCRIPT and CAPTURE commands.

Set accumulator
A <n> or
ACC <n>

Assemble instructions
ASM [<addr>]

Sound bell
BELL [<n>]

Block fill
BF [<leng>] <ran> <n>

Set instruction breakpoint
BR [<addr>|<ran>]

Break on ACC value
BREAKA <n>

Break on H:X registers value
BREAKHX <n>

Break on SP value
BREAKSP <n>

Clear/set C bit
C 0|1

Capture data
CAPTURE <addr> [<addr>]

Name capture file
CAPTUREFILE <filename>
or
CF <filename>

Set CCR
CCR <n>

Remove symbols
CLEARMAP

Set screen colors
COLORS

Cycle count
CYCLES [<n>]

Disassemble instructions
DASM <addr>|<ran>

Evaluate argument
EVAL <n1> [<op> <n2>]

Terminate host session
EXIT or
QUIT

Begin program execution
G [<addr1>] [<addr2>] or
GO [<addr1>] [<addr2>]

Execute program until address
GOTIL <addr>

Execute program until cycle counter value
GOTOCYCLE <n>

Clear/set H bit
H 0|1

Display help information
HELP

Toggle history capture
HISTORY

Print history capture
HISTORYLOG <n>

Set H register byte value
HREG <n>

Set H:X registers word value
HX <n>

Clear/set I bit
I 0|1

Display source line information
INFO

Set port E inputs
INPUTE <n>

View input ports
INPUTS

Set IP value
IP <val>

Set IRQ1 pin state
IRQ1 0|1

Log file
LF <filename>

Load S19 file
LOAD [<filename>]

Load debug information
LOADMAP <filename>

Memory display
MD <addr>

Memory modify
MM <addr> [<n> ...]

Clear/set N bit
N 0|1

Clear breakpoints
NOBR [<addr>]

Display registers
REG

Remark (comment)
REM <text>

Simulate processor reset
RESET

Reset and restart processor
RESETGO

Execute script file
SCRIPT [<filename>]

Access DOS
SHELL

Toggle source window
SOURCE

Set SP
SP <word>

Single step (trace)
ST [<n>] or
STEP [<n>] or
T [<n>]

Display stack
STACK

Step forever
STEPFOR

Single step to address
STEPTIL <addr>

Add symbol
SYMBOL <label> <val>

System information
SYSINFO

Clear/set V bit
V 0|1

SIML8 COMMAND SET

Display variable
VAR[.<v>] <addr> [<n>]

Display version
VERSION or
VER

Wait n cycles
WAIT <n>

Display symbol value
WHEREIS <sym>|<val>

Set X register
X <val>

Set X register
XREG <val>

Clear/set Z bit
Z 0|1

Resize source window
ZOOM

CPU08 Overview	1
CPU08 Architecture	2
Resets and Interrupts	3
Addressing Modes	4
Instruction Set	5
Instruction Set Examples	6

CPU08 REFERENCE MANUAL


Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
SECTION 1		
OVERVIEW OF THE CPU08		
1.1	Features	1-1
1.1.1	Programming Model	1-2
1.1.2	Memory Space	1-2
1.1.3	Addressing Modes	1-2
1.1.4	Arithmetic Instructions	1-3
1.1.5	BCD Arithmetic Support	1-3
1.1.6	High-level Language Support	1-3
1.1.7	Low Power Modes	1-4
SECTION 2		
CPU08 ARCHITECTURE		
2.1	CPU08 Registers	2-1
2.1.1	Accumulator (A)	2-2
2.1.2	Index Register (H:X)	2-2
2.1.3	Stack Pointer (SP)	2-3
2.1.4	Program Counter (PC)	2-4
2.1.5	Condition Code Register (CCR)	2-4
2.1.5.1	Overflow Flag (V)	2-5
2.1.5.2	Half-Carry Flag (H)	2-5
2.1.5.3	Interrupt Mask (I)	2-5
2.1.5.4	Negative Flag (N)	2-6
2.1.5.5	Zero Flag (Z)	2-6
2.1.5.6	Carry/Borrow Flag (C)	2-6
2.2	CPU08 Functional Description	2-6
2.2.1	Internal Timing	2-8
2.2.2	Control Unit	2-9
2.2.3	Execution Unit	2-11
2.2.4	Instruction Execution	2-11

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
---------------------	-------	----------------

SECTION 3 RESETS AND INTERRUPTS

3.1	Elements of Reset and Interrupt Processing	3-2
3.1.1	Recognition.....	3-2
3.1.2	Stacking	3-3
3.1.3	Arbitration	3-4
3.1.4	Masking	3-6
3.1.5	Returning to Calling Program	3-8
3.2	Reset Processing	3-9
3.2.1	Initial Conditions Established.....	3-10
3.2.1.1	CPU	3-11
3.2.2	Operating Mode Selection.....	3-11
3.2.3	Reset Sources.....	3-12
3.2.4	External Reset.....	3-12
3.2.5	Active Reset from an Internal Source	3-12
3.3	Interrupt Processing.....	3-13
3.3.1	Interrupt Sources and Priority	3-14
3.3.2	Interrupts in STOP and WAIT Modes.....	3-16
3.3.3	Nesting of Multiple Interrupts	3-16
3.3.4	Allocating Scratch Space on the Stack.....	3-16
2.1.2.1	Half-Carry Flag (H)	2-12
2.1.2.2	Interrupt Mask (I)	2-12
2.1.2.3	Negative Flag (N)	2-12
2.1.2.4	Zero Flag (Z)	2-12
2.1.2.5	Carry/Borrow Flag (C)	2-12
2.2	CPU08 Functional Description	2-2
2.2.1	Internal Timing	2-8
2.2.2	Control Unit	2-9
2.2.3	Execution Unit	2-11
2.2.4	Instruction Execution	2-11

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
---------------------	-------	----------------

SECTION 4 ADDRESSING MODES

4.1	Addressing Modes	4-1
4.1.1	Inherent	4-1
4.1.2	Immediate	4-4
4.1.3	Direct	4-6
4.1.4	Extended	4-9
4.1.5	Indexed, No Offset	4-10
4.1.6	Indexed, 8-Bit Offset	4-11
4.1.7	Indexed, 16-Bit Offset	4-11
4.1.8	Stack Pointer, 8-Bit Offset	4-14
4.1.9	Stack Pointer, 16-Bit Offset	4-14
4.1.10	Relative	4-17
4.1.11	Memory to Memory Immediate to Direct	4-19
4.1.12	Memory to Memory Direct to Direct	4-20
4.1.13	Memory to Memory Indexed to Direct with Post Increment	4-21
4.1.14	Memory to Memory Direct to Indexed with Post Increment	4-23
4.1.15	Indexed with Post Increment	4-25
4.1.16	Indexed and Indexed, 8-Bit Offset with Post Increment	4-26
4.2	Opcode Map and Instruction Set	4-28

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
---------------------	-------	----------------

SECTION 5 INSTRUCTION SET

1-4	Add with Carry (ADC)	5-6
1-4	Add without Carry (ADD)	5-7
4-4	Add Immediate Value (Signed) to Stack Pointer (AIS)	5-8
8-4	Add Immediate Value (Signed) to Index Register H:X (AIX)	5-9
9-4	Logical AND (AND)	5-10
01-4	Arithmetic Shift Left (ASL)	5-11
11-4	Arithmetic Shift Right (ASR)	5-12
11-4	Branch if Carry Bit Clear (BCC)	5-13
41-4	Clear Bit n in Memory (BCLR n)	5-14
41-4	Branch if Carry Bit Set (BCS)	5-15
71-4	Branch if Equal (BEQ)	5-16
91-4	Branch if Greater Than or Equal To (BGE)	5-17
05-4	Branch if Greater Than (BGT)	5-18
	Branch if Half Carry Bit Clear (BHCC)	5-19
15-4	Branch if Half Carry Bit Set (BHCS)	5-20
	Branch if Higher (BHI)	5-21
25-4	Branch if Higher or Same (BHS)	5-22
25-4	Branch if IRQ Pin High (BIH)	5-23
	Branch if IRQ Pin Low (BIL)	5-24
35-4	Bit Test (BIT)	5-25
85-4	Branch if Less Than or Equal To (BLE)	5-26
	Branch if Lower (BLO)	5-27
	Branch if Lower or Same (BLS)	5-28
	Branch if Less Than (Signed Operands) (BLT)	5-29
	Branch if Interrupt Mask Clear (BMC)	5-30
	Branch if Minus (BMI)	5-31
	Branch if Interrupt Mask Set (BMS)	5-32
	Branch if Not Equal (BNE)	5-33

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
5-34	Branch if Plus (BPL)	5-34
5-35	Branch Always (BRA)	5-35
5-36	Branch if Bit n in Memory Clear (BRCLR n)	5-36
5-37	Branch Never (BRN)	5-37
5-38	Branch if Bit n in Memory Set (BRSET n)	5-38
5-39	Set Bit n in Memory (BSET n)	5-39
5-40	Branch to Subroutine (BSR)	5-40
5-41	Compare and Branch if Equal (CBEQ)	5-41
5-42	Clear Carry Bit (CLC)	5-42
5-43	Clear Interrupt Mask Bit (CLI)	5-43
5-44	Clear (CLR)	5-44
5-45	Compare Accumulator with Memory (CMP)	5-45
5-46	Complement (COM)	5-46
5-47	Compare Index Register H:X with Memory (CPHX)	5-47
5-48	Compare Index Register X with Memory (CPX)	5-48
5-49	Decimal Adjust Accumulator (DAA)	5-49
5-51	Decrement and Branch if Not Zero (DBNZ)	5-51
5-52	Decrement (DEC)	5-52
5-53	Divide	5-53
5-54	Exclusive-OR Memory with Accumulator (EOR)	5-54
5-55	Increment (INC)	5-55
5-56	Jump (JMP)	5-56
5-57	Jump to Subroutine (JSR)	5-57
5-58	Load Accumulator from Memory (LDA)	5-58
5-59	Load Index Register H:X from Memory (LDHX)	5-59
5-60	Load Index Register X from Memory (LDX)	5-60
5-61	Logical Shift Left (LSL)	5-61
5-62	Logical Shift Right (LSR)	5-62
5-63	Move (MOV)	5-63
5-64	Unsigned Multiply (MUL)	5-64
5-65	Negate (Two's Complement) (NEG)	5-65

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
2-34	No Operation (NOP).....	5-66
2-32	Nibble Swap Accumulator (NSA)	5-67
2-30	Inclusive-OR Accumulator and Memory (ORA)	5-68
2-27	Push Accumulator onto Stack (PSHA)	5-69
2-38	Push Index Register H onto Stack (PSHH)	5-70
2-39	Push Index Register X onto Stack (PSHX)	5-71
2-40	Pull Accumulator from Stack (PULA)	5-72
2-41	Pull Index Register H from Stack (PULH)	5-73
2-42	Pull Index Register X from Stack (PULX)	5-74
2-43	Rotate Left through Carry (ROL).....	5-75
2-44	Rotate Right through Carry (ROR)	5-76
2-45	Reset Stack Pointer (RSP)	5-77
2-46	Return from Interrupt (RTI)	5-78
2-47	Return from Subroutine (RTS)	5-79
2-48	Subtract with Carry (SBC)	5-80
2-49	Set Carry Bit (SEC)	5-81
2-50	Set Interrupt Mask Bit (SEI)	5-82
2-51	Store Accumulator in Memory (STA)	5-83
2-52	Store Index Register H:X (STHX)	5-84
2-53	Enable IRQ Pin, Stop Oscillator (STOP)	5-85
2-54	Store Index Register X in Memory (STX)	5-86
2-55	Subtract (SUB)	5-87
2-56	Software Interrupt (SWI)	5-88
2-57	Transfer Accumulator to Condition Code Register (TAP) ..	5-89
2-58	Transfer Accumulator to Index Register X (TAX)	5-90
2-59	Transfer Condition Code Register to Accumulator (TPA)..	5-91
2-60	Test for Negative or Zero (TST)	5-92
2-61	Transfer Stack Pointer to Index Register H:X (TSX).....	5-93
2-62	Transfer Index Register X to Accumulator (TXA)	5-94
2-63	Transfer Index Register H:X to Stack Pointer (TXS).....	5-95
2-64	Enable Interrupts, Stop Processor (WAIT).....	5-96

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
---------------------	-------	----------------

SECTION 6 INSTRUCTION SET EXAMPLES

Add Immediate Value (Signed) to Stack Pointer (AIS)	6-2
Add Immediate Value (Signed) to Index Register H:X (AIX) ...	6-6
Branch if Greater Than or Equal To (BGE)	6-8
Branch if Greater Than (BGT)	6-10
Branch if Less Than or Equal (BLE)	6-12
Branch if Less Than (Signed Operands) (BLT).....	6-14
Compare and Branch if Equal (CBEQ)	6-16
Compare A with Immediate, Branch if Equal (CBEQA)	6-18
Compare X with Immediate, Branch if Equal (CBEQX)	6-20
Clear Index High (CLRH)	6-22
Compare Index Register H:X (CPHX)	6-24
Decimal Adjust Accumulator (DAA).....	6-26
Decrement and Branch if Not Zero (DBNZ)	6-28
Divide (DIV).....	6-30
Load Index Register H:X with Memory (LDHX)	6-36
Move (MOV).....	6-38
Nibble Swap Accumulator (NSA)	6-40
Push Accumulator onto Stack (PSHA).....	6-42
Push Index Register H onto Stack (PSHH)	6-44
Push Index Register X onto Stack (PSHX)	6-46
Pull Accumulator from Stack (PULA)	6-48
Pull Index Register H from Stack (PULH).....	6-50
Pull Index Register X from Stack (PULX).....	6-52
Store Index Register H:X (STHX)	6-54
Transfer Accumulator to Condition Code Register (TAP)...	6-56
Transfer Condition Code Register to Accumulator (TPA)...	6-58
Transfer Stack Pointer to Index Register H:X (TSX).....	6-60
Transfer Index Register H:X to Stack Pointer (TXS).....	6-62

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
---------------------	-------	----------------

SECTION 6 INSTRUCTION SET EXAMPLES

6-2	Add Immediate Value (Signed) to Stack Pointer (AIS)	6-2
6-6	Add Immediate Value (Signed) to Index Register H:X (AIX)	6-6
6-8	Branch if Greater Than or Equal To (BGE)	6-8
6-10	Branch if Greater Than (BGT)	6-10
6-12	Branch if Less Than or Equal (BLE)	6-12
6-14	Branch if Less Than (Signed Operands) (BLT)	6-14
6-16	Compare and Branch if Equal (CBEQ)	6-16
6-18	Compare A with Immediate, Branch if Equal (CBEQA)	6-18
6-20	Compare X with Immediate, Branch if Equal (CBEQX)	6-20
6-22	Clear Index High (CLRH)	6-22
6-24	Compare Index Register H:X (CPHX)	6-24
6-26	Decimal Adjust Accumulator (DAA)	6-26
6-28	Decrement and Branch if Not Zero (DBNZ)	6-28
6-30	Divide (DIV)	6-30
6-36	Load Index Register H:X with Memory (LDHX)	6-36
6-38	Move (MOV)	6-38
6-40	Nibble Swap Accumulator (NSA)	6-40
6-42	Push Accumulator onto Stack (PSHA)	6-42
6-44	Push Index Register H onto Stack (PSHH)	6-44
6-46	Push Index Register X onto Stack (PSHX)	6-46
6-48	Pull Accumulator from Stack (PULA)	6-48
6-50	Pull Index Register H from Stack (PULH)	6-50
6-52	Pull Index Register X from Stack (PULX)	6-52
6-54	Store Index Register H:X (STHX)	6-54
6-56	Transfer Accumulator to Condition Code Register (TAP)	6-56
6-58	Transfer Condition Code Register to Accumulator (TPA)	6-58
6-60	Transfer Stack Pointer to Index Register H:X (TSX)	6-60
6-62	Transfer Index Register H:X to Stack Pointer (TXS)	6-62

LIST OF FIGURES

Figure	Title	Page
2-1	CPU08 Programming Model	2-1
2-2	Accumulator	2-2
2-3	H:X Index Register	2-3
2-4	Stack Pointer	2-4
2-5	Program Counter	2-5
2-6	Condition Code Register	2-5
2-7	CPU Block Diagram	2-8
2-8	Internal Timing Detail	2-9
2-9	Control Unit Timing	2-10
2-10	Instruction Boundaries	2-12
2-11	Instruction Execution Timing Diagram	2-13
3-1	H Register Storage	3-3
3-2	Interrupt Stack Frame	3-4
3-3	Interrupt Processing Flow and Timing	3-5
3-4	Interrupt Recognition Example 1	3-6
3-5	Interrupt Recognition Example 2	3-7
3-6	Interrupt Recognition Example 3	3-8
3-7	Exiting Reset	3-10

LIST OF FIGURES

Figure	Title	Page
2-1	CPU08 Programming Model	2-1
2-2	Accumulator	2-2
2-3	H:X Index Register	2-3
2-4	Stack Pointer	2-4
2-5	Program Counter	2-5
2-6	Condition Code Register	2-6
2-7	CPU Block Diagram	2-8
2-8	Internal Timing Detail	2-9
2-9	Control Unit Timing	2-10
2-10	Instruction Boundaries	2-12
2-11	Instruction Execution Timing Diagram	2-13
3-1	H Register Storage	3-3
3-2	Interrupt Stack Frame	3-4
3-3	Interrupt Processing Flow and Timing	3-5
3-4	Interrupt Recognition Example 1	3-6
3-5	Interrupt Recognition Example 2	3-7
3-6	Interrupt Recognition Example 3	3-8
3-7	Fixing Reset	3-10

LIST OF TABLES

Table	Title	Page
3-1	Mode Determination	3-11
3-2	HC08 Vectors	3-15
4-1	Inherent Addressing Instructions	4-3
4-2	Immediate Addressing Instructions	4-5
4-3	Direct Addressing Instructions	4-8
4-4	Extended Addressing Instructions	4-10
4-5	Indexed Addressing Instructions	4-13
4-6	Stack Pointer Addressing Instructions	4-16
4-7	Relative Addressing Instructions	4-18
4-8	Memory to Memory Move Instructions	4-25
4-9	Indexed and Indexed, 8-Bit Offset with Post Increment Instructions	4-27
4-10	Opcode Map.....	4-29
4-11	Instruction Set Summary	4-30

LIST OF TABLES

Table	Title	Page
3-1	Mode Determination	3-11
3-2	HC08 Vectors	3-12
4-1	Inherent Addressing Instructions	4-3
4-2	Immediate Addressing Instructions	4-3
4-3	Direct Addressing Instructions	4-8
4-4	Extended Addressing Instructions	4-10
4-5	Indexed Addressing Instructions	4-13
4-6	Stack Pointer Addressing Instructions	4-16
4-7	Relative Addressing Instructions	4-18
4-8	Memory to Memory Move Instructions	4-22
4-9	Indexed and Indexed, 8-Bit Offset with Post Increment Instructions	4-27
4-10	Opcode Map	4-29
4-11	Instruction Set Summary	4-30

SECTION 1: CPU08 OVERVIEW

1

The CPU08 is the central processing unit (CPU) of the Motorola M68HC08 Family of microcontroller units (MCUs). The fully object code compatible CPU08 offers M68HC05 users increased performance with no loss of time or software investment in their HC05-based applications. The CPU08 also appeals to users of other MCU architectures who need the CPU08 combination of speed, low power, processing capabilities, and cost effectiveness.

1.1 Features

CPU08 features include:

- Full object-code compatibility with M68HC05 Family
- 16-bit stack pointer with stack manipulation instructions
- 16-bit index register with H:X register manipulation instructions
- 8-MHz CPU standard bus frequency
- 64-Kbyte program/data memory space
- 16 addressing modes
- 78 new opcodes
- Memory-to-memory data moves without using accumulator
- Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
- Enhanced binary coded decimal (BCD) data handling
- Expandable internal bus definition for extension of addressing range beyond 64 Kbytes
- Flexible internal bus definition to accommodate CPU performance-enhancing peripherals such as a direct memory access (DMA) controller
- Low power STOP and WAIT modes

Section 1 — CPU08 OVERVIEW

1.1.1 Programming Model

1

The CPU08 programming model consists of an 8-bit accumulator, 16-bit H:X index register, 16-bit stack pointer, 16-bit program counter, and 8-bit condition code register. (See Figure 2-1 CPU08 Programming Model in **SECTION 2 CPU08 ARCHITECTURE**.)

1.1.2 Memory Space

Program memory space and data memory space are contiguous over a 64-Kbyte addressing range. Addition of a page-switching peripheral allows extension of the addressing range beyond 64 Kbytes.

1.1.3 Addressing Modes

The CPU08 has a total of 16 addressing modes:

- Inherent
- Immediate
- Direct
- Extended
- Indexed
 - No offset
 - No offset, post increment
 - 8-bit offset
 - 8-bit offset, post increment
 - 16-bit offset

- Stack pointer
 - 8-bit offset
 - 16-bit offset
- Relative
- Memory-to-memory (4 modes)

Refer to **SECTION 4 ADDRESSING MODES** for a detailed description of the CPU08 addressing modes.

1.1.4 Arithmetic Instructions

The CPU08 arithmetic functions include the following:

- Addition with and without carry
- Subtraction with and without carry
- A fast 16-bit by 8-bit unsigned division
- A fast 8-bit by 8-bit unsigned multiply

1.1.5 BCD Arithmetic Support

To support BCD arithmetic applications, the CPU08 has a decimal adjust accumulator (DAA) instruction and a nibble swap accumulator (NSA) instruction.

1.1.6 High-level Language Support

The 16-bit index register, 16-bit stack pointer, 8-bit signed branch instructions, and associated instructions are designed to support the efficient use of high-level language (HLL) compilers with the CPU08.

Section 1 — CPU08 OVERVIEW

1.1.7 Low Power Modes

The WAIT and STOP instructions reduce the power consumption of the CPU08-based MCU. The WAIT instruction stops only the CPU clock and therefore uses more power than the STOP instruction, which stops both the CPU clock and the peripheral clocks. In most modules, clocks can be shut off in wait mode.

SECTION 2: CPU08 ARCHITECTURE

This section describes the CPU08 registers.

2.1 CPU08 Registers

Figure 2-1 shows the five CPU08 registers. The CPU08 registers are not part of the memory map.

2




Figure 2-1 CPU08 Programming Model

Section 2 — CPU08 Architecture

2.1.1 Accumulator (A)

The accumulator shown in Figure 2-2 is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and results of arithmetic and nonarithmetic operations.

2




Figure 2-2 Accumulator

2.1.2 Index Register (H:X)

The 16-bit index register shown in Figure 2-3 allows the user to index or address a 64-Kbyte memory space. The concatenated 16-bit register is called the H:X register. The upper byte of the index register is called the H index register. The lower byte of the index register is called the X index register. The H register is cleared by reset. When H=0 and no instructions that affect the H register are used, the H:X index register is functionally identical to the IX register of the M6805 Family.

In the indexed addressing modes, the CPU uses the contents in the H:X index register to determine the effective address of the operand. The H:X index register can also serve as a temporary data storage location. (See 4.1.5 Indexed, No Offset; 4.1.6 Indexed, 8-Bit Offset; and 4.1.7 Indexed, 16-Bit Offset.)




Figure 2-3 H:X Index Register

2.1.3 Stack Pointer (SP)

The stack pointer shown in Figure 2-4 is a 16-bit register that contains the address of the next location on the stack. During a reset, the stack pointer is preset to \$00FF to provide compatibility with the M6805 Family.

NOTE

The RSP instruction sets the least significant byte to \$FF and does not affect the most significant byte.

The address in the stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack. The SP always points to the next available (empty) byte on the stack.

The CPU08 has stack pointer 8- and 16-bit offset addressing modes that allow the stack pointer to be used as an index register to access temporary variables on the stack. The CPU uses the contents in the SP register to determine the effective address of the operand. (See 4.1.8 Stack Pointer, 8-Bit Offset and 4.1.9 Stack Pointer, 16-Bit Offset.)

Section 2 — CPU08 Architecture




Figure 2-4 Stack Pointer

NOTE

Although preset to \$00FF, the location of the stack is arbitrary and may be relocated by the user to anywhere that RAM resides within the memory map. Moving the SP out of page 0 (\$0000 to \$00FF) will free up address space, which may be accessed using the efficient direct addressing mode.

2.1.4 Program Counter (PC)

The program counter shown in Figure 2-5 is a 16-bit register that contains the address of the next instruction or operand to be fetched.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

During reset, the PC is loaded with the contents of the reset vector located at \$FFFE and \$FFFF. This represents the address of the first instruction to be executed after the reset state is exited.




Figure 2-5 Program Counter

2

2.1.5 Condition Code Register (CCR)

The 8-bit condition code register shown in Figure 2-6 contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits five and six are permanently set to logic one. The following paragraphs describe the functions of the condition code register.




Figure 2-6 Condition Code Register

2.1.5.1 Overflow Flag (V)

The CPU sets the overflow flag when a two's complement overflow occurs as a result of an operation. This bit is utilized by the signed branch instructions BGT, BGE, BLE, and BLT.

Section 2 — CPU08 Architecture

2.1.5.2 Half-Carry Flag (H)

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an ADD or ADC operation. The half-carry flag is required for binary-coded (BCD) arithmetic operations. The DAA instruction uses the state of the H and C flags to determine the appropriate correction factor.

2

2.1.5.3 Interrupt Mask (I)

When the interrupt mask is set, all interrupts are disabled. Interrupts are enabled when the interrupt mask is cleared. When an interrupt occurs, the interrupt mask is automatically set after the CPU registers are saved on the stack, but before the interrupt vector is fetched.

NOTE

To maintain M6805 compatibility, the H register is not stacked automatically. If the interrupt service routine uses X (and H is not clear), then the user must stack and unstack H using the PSHH and PULH instructions within the interrupt service routine.

If an interrupt occurs while the interrupt mask is set, the interrupt is latched. Interrupts in order of priority are serviced as soon as the I bit is cleared.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can only be cleared by a software instruction. (See **SECTION 3 RESETS AND INTERRUPTS** for more details.)

2.1.5.4 Negative Flag (N)

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.

2.1.5.5 Zero Flag (Z)

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.

2

2.1.5.6 Carry/Borrow Flag (C)

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag (as in bit test and branch instructions and shifts and rotates).




Figure 2-7 CPU Block Diagram

Section 2 — CPU08 Architecture

2.2 CPU08 Functional Description

The following section is an overview of the architecture of the HC08 CPU with functional descriptions of the major blocks of the CPU.

The CPU, as shown in Figure 2-7, is divided into two main blocks: the control unit and the execution unit. The control unit contains a finite state machine along with miscellaneous control and timing logic. The outputs of this block drive the execution unit, which contains the ALU, registers, and bus interface.

2




Figure 2-7 CPU Block Diagram

2.2.1 INTERNAL TIMING

The CPU08 derives its timing from a four-phase clock, each phase identified as either T1, T2, T3, or T4. A CPU bus cycle consists of one clock pulse from each phase, as shown in Figure 2-8. To

to simplify subsequent diagrams, the T clocks have been combined into a single signal called the CPU clock. The start of a CPU cycle is defined as the leading edge of T1, though the address associated with this cycle does not drive the address bus until T3. Note that the new address leads the associated data by one-half of a bus cycle.




Figure 2-8 Internal Timing Detail

For example, the data read associated with a new PC value generated in T1/T2 of cycle 1 in Figure 2-8 would not be read into the control unit until T2 of the next cycle.

2.2.2 CONTROL UNIT

The control unit consists of the sequencer, the control store, and random control logic. These blocks make up a finite state machine which generates all the controls for the execution unit.

Section 2 — CPU08 Architecture

2

The sequencer provides the next state of the machine to the control store based on the contents of the instruction register (IR) and the current state of the machine. The control store is strobed (enabled) when the next state input is stable, producing an output that represents the decoded next state condition for the execution unit (EU). This result, with the help of some random logic, is used to generate the control signals that configure the execution unit. The random logic is used to select the appropriate signals and add timing to the outputs of the control store. The control unit fires once per bus cycle but runs almost a full cycle ahead of the execution unit to decode and generate all the controls for the next cycle. The sequential nature of the machine is shown in Figure 2-9.

The sequencer also contains and controls the OPCODE LOOKAHEAD register which is used to prefetch the next sequential instruction. Timing of this operation is discussed in 2.2.4 Instruction Execution.




Figure 2-9 Control Unit Timing

2.2.3 EXECUTION UNIT

The execution unit (EU) contains all the registers, the ALU, and the bus interface. Once per bus cycle a new address is computed by passing selected register values along the internal address buses to the address buffers. Note that the new address leads the associated data by one half of a bus cycle. The execution unit also contains some special function logic for unusual instructions such as DAA, MUL, and DIV.

2

2.2.4 INSTRUCTION EXECUTION

Each instruction has defined execution boundaries and executes in a finite number of T1-T2-T3-T4 cycles. All instructions are responsible for fetching the next opcode into the OPCODE LOOKAHEAD register at some time during execution. The OPCODE LOOKAHEAD register is copied into the instruction register during the last cycle of an instruction. This new instruction begins executing during the T1 clock after it has been loaded into the instruction register. Note that all instructions are also responsible for incrementing the PC after the next instruction prefetch is underway. Therefore, when an instruction finishes (i.e., at an instruction boundary), the PC will be pointing to the byte **following** the opcode fetched by the instruction. An example sequence of instructions concerning address and data bus activity with respect to instruction boundaries is shown in Figure 2-10 Instruction Boundaries.

A signal from the control unit, OPCODE LOOKAHEAD, indicates the cycle when the next opcode is fetched. Another control signal, LASTBOX, indicates the last cycle of the currently executing instruction. In most cases, OPCODE LOOKAHEAD and LASTBOX are active at the same time. For some instructions, however, the OPCODE LOOKAHEAD signal is asserted earlier in

Section 2 — CPU08 Architecture

2

the instruction and the next opcode is prefetched and held in the lookahead register until the end of the currently executing instruction. In the instruction boundaries example (Figure 2-10) the OPCODE LOOKAHEAD and LASTBOX are asserted simultaneously during TAX and INCX execution, but the LDA indexed with 8-bit offset instruction prefetches the next opcode before the last cycle. Refer to Figure 2-11 Instruction Execution Timing Diagram. The boldface instructions in Figure 2-10 are illustrated in Figure 2-11.

```

                                ORG    $50
                                FCB    $12, $34, $56
                                ORG    $100
0100  A6 50    LDA    #50    ;A = $50    PC=$0103
0102  97      TAX      ;A -> X    PC=$0104
0103  e6 02    LDA    2,X    ;[X+2] -> A    PC=$0106
0105  5c      INCX     ;X = X+1    PC=$0107
0106  c7 80 00 STA    $8000 ;A -> $8000    PC=$010A

```

Figure 2-10 Instruction Boundaries




Figure 2-11 Instruction Execution Timing Diagram

Section 2 — CPU08 Architecture

2




Figure 2-11 Instruction Execution Timing Diagram

SECTION 3: RESETS AND INTERRUPTS

The CPU08 in a microcontroller executes instructions sequentially. In many applications it is necessary to execute sets of instructions in response to requests from various peripheral devices. These requests are often asynchronous to the execution of the main program. Reset and interrupts are both types of CPU08 exceptions. Entry to the appropriate service routine is called exception processing.

3

Reset is required to initialize the device into a known state, including loading the program counter (PC) with the address of the first instruction. Reset and interrupt operations share the common concept of vector fetching to force a new starting point for further CPU08 operations.

Interrupts provide a way to suspend normal program execution temporarily so that the CPU08 can be freed to service these requests. The CPU08 can process up to 128 separate interrupt sources including a software interrupt (SWI). On-chip peripheral systems generate maskable interrupts that are recognized only if the global interrupt mask bit (I bit) in the condition code register is clear (reset is non-maskable). Maskable interrupts are prioritized according to a default arrangement. (See **Table 3-2 HC08 Vectors and 3.3.1 Interrupt Sources and Priority**.) When interrupt conditions occur in an on-chip peripheral system, an interrupt status flag is set to indicate the condition. When the user's program has properly responded to this interrupt request, the status flag must be cleared.

Section 3 — Resets and Interrupts

3.1 Elements of Reset and Interrupt Processing

Reset and interrupt processing is handled in discrete, though sometimes concurrent, tasks. It is comprised of interrupt recognition, arbitration (evaluating interrupt priority), stacking of the machine state, and fetching of the appropriate vector. Interrupt processing for a reset is comprised of recognition and a fetch of the reset vector only. These tasks, together with interrupt masking and returning from a service routine, are discussed in this section.

3

3.1.1 Recognition

Reset recognition is asynchronous and is recognized when asserted. Internal resets are asynchronous with instruction execution except for illegal opcode and illegal address which are inherently instruction-synchronized. Exiting the reset state is always synchronous.

All pending interrupts are recognized by the CPU08 during the last cycle of each instruction. Interrupts which occur during the last cycle will not be recognized by the CPU08 until the last cycle of the following instruction. Instruction execution cannot be suspended to service an interrupt, and so interrupt latency calculations must include the execution time of the longest instruction that could be encountered. When an interrupt is recognized, an SWI opcode is forced into the instruction register in place of what would have been the next instruction. (When using the CPU08 with the direct memory access (DMA) module, the DMA can suspend instruction operation to service the peripheral.)

Because of the opcode “lookahead” prefetch mechanism, at instruction boundaries the program counter (PC) always points to the address of the next instruction to be executed plus 1. The presence of an interrupt is used to modify the SWI flow such that instead of stacking this PC value, the PC is decremented before

being stacked. After interrupt servicing is complete, the return from interrupt (RTI) instruction will unstack the adjusted PC and use it to prefetch the next instruction again. After SWI interrupt servicing is complete, the RTI instruction then fetches the instruction following the SWI.

3.1.2 Stacking

To maintain object code compatibility, the M68HC08 interrupt stack frame is identical to that of the M6805 Family, as shown in Figure 3-2. Registers are stacked in the order of PC, X, A, and CCR. They are unstacked in reverse order. Note that the CCR I bit (internal mask) is not set until after the CCR is stacked during cycle 6 of the interrupt stacking procedure. The stack pointer always points to the next available (empty) stack location.

3

NOTE

To maintain compatibility with the M6805 Family, the H register is not stacked during interrupt processing. If the interrupt service routine modifies the H register or uses the indexed addressing mode, it is the user's responsibility to save and restore it prior to returning. See Figure 3-1.




Figure 3-1 H Register Storage

3



All reset sources always have equal and highest priority and cannot be arbitrated. Interrupts are latched, and arbitration is performed in the system integration module (SIM) at the start of interrupt processing. The arbitration result is a constant which the CPU08 uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt may take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared). See Figure 3-3.

Section 3 — Resets and Interrupts




Figure 3-3 Interrupt Processing Flow and Timing

Section 3 — Resets and Interrupts

3.1.4 Masking

Reset is non-maskable. All other interrupts can be enabled or disabled by the I mask bit in the CCR or by local mask bits in the peripheral control registers. The I bit may also be modified by execution of the SEI, CLI, or TAP instructions. The I bit is modified in the first cycle of each instruction (these are all two-cycle instructions). The I bit is also set during interrupt processing (see **3.1.1 Recognition**) and is cleared during the second cycle of the RTI instruction when the CCR is unstacked, provided that the stacked CCR I bit is not modified at the interrupt service routine. (See **3.1.5 Returning to Calling Program**.) In all cases where the I bit can be modified, it is modified at least one cycle prior to the last cycle of the instruction or operation, which guarantees that the new I-bit state will be effective prior to execution of the next instruction. For example, if an interrupt is recognized during the CLI instruction, the LDA instruction will not be executed before the interrupt is serviced. See Figure 3-4.

3




Figure 3-4 Interrupt Recognition Example 1

Section 3 — Resets and Interrupts

If an interrupt is pending upon exit from the original interrupt service routine, it will also be serviced before the LDA instruction is executed. Note that the LDA opcode is prefetched by both the INT1 and INT2 RTI instructions. However, in the case of the INT1 RTI prefetch, this is a redundant operation. See Figure 3-5.




Figure 3-5 Interrupt Recognition Example 2

Section 3 — Resets and Interrupts

Similarly, in Figure 3-6, if an interrupt is recognized during the CLI instruction, it will be serviced before the SEI instruction sets the I bit in the CCR.




Figure 3-6 Interrupt Recognition Example 3

3.1.5 Returning to Calling Program

When an interrupt has been serviced, the RTI instruction terminates interrupt processing and returns to the program that was running at the time of the interrupt. In servicing the interrupt, some or all of the CPU08 registers will have changed. To continue the former program as though uninterrupted, the registers must be restored to the values present at the time the former program was interrupted. The RTI instruction takes care of this by pulling (loading) the saved register values from the stack memory. The last value to be pulled from the stack is the program counter, which causes processing to resume at the point where it was interrupted.

Unstacking the CCR generally clears the I bit which is cleared during the second cycle of the RTI instruction.

NOTE

Since the return I bit state comes from the stacked CCR, the user, by setting the I bit in the stacked CCR, can block all subsequent interrupts pending or otherwise, regardless of priority, from within an interrupt service routine.

3

```
LDA    #$08
ORA    1, SP
STA    1, SP
RTI
```

This capability can be useful in handling a transient situation where the interrupt handler detects that the background program is temporarily unable to cope with the interrupt load and needs some time to recover. At an appropriate juncture, the background program would reinstate interrupts after it has recovered.

3.2 Reset Processing

Reset forces the MCU to assume a set of initial conditions and to begin executing instructions from a predetermined starting address. For the M68HC08 Family, reset assertion is asynchronous with instruction execution, and so the initial conditions can be assumed to take effect almost immediately after applying an active low level to the reset pin, regardless of whether the clock has started. Internally, reset is a clocked process, and so reset negation is synchronous with an internal clock, as shown in Figure 3-7, which shows the internal timing for exiting a pin reset.

Section 3 — Resets and Interrupts




Figure 3-7 Exiting Reset

The reset system is able to actively pull down the reset output if reset-causing conditions are detected by internal systems. This feature can be used to reset external peripherals or other slave MCU devices.

3.2.1 Initial Conditions Established

Once the reset condition is recognized, internal registers and control bits are forced to an initial state. These initial states are described throughout this manual. These initial states in turn control on-chip peripheral systems to force them to known startup states. Most of the initial conditions are independent of the operating mode. The following paragraphs summarize the initial conditions of the CPU08 and input/output (I/O) as they leave reset.

3.2.1.1 CPU

After reset the CPU08 fetches the reset vector from locations \$FFFE and \$FFFF (when in monitor mode, the reset vector is fetched from \$FEFE and \$FEFF), loads the vector into the PC, and begins executing instructions. The stack pointer is loaded with \$00FF. The H register is cleared to provide compatibility for existing M6805 object code. All other CPU08 registers are indeterminate immediately after reset; however, the I interrupt mask bit in the condition code register is set to mask any interrupts, and the STOP and WAIT latches are both cleared.

3

3.2.2 Operating Mode Selection

The CPU08 has two modes of operation useful to the user: user mode and monitor mode. The monitor mode is the same as user mode except that alternate vectors are used by forcing address bit A8 to 0 instead of 1. The reset vector is therefore fetched from addresses \$FEFE and FEFF instead of FFFE and FFFF. This offset allows the CPU08 to execute code from the internal monitor firmware instead of the user code. (The internal monitor description will be included in the next revision to this manual.)

The mode of operation is latched on the rising edge of the reset pin. The monitor mode is selected by connecting two port lines to V_{SS} and applying an over-voltage of approximately $2 \times V_{DD}$ to the IRQ pin concurrent with the rising edge of reset. (See Table 3-1.) Port allocation varies from port to port.

Table 3-1 Mode Determination

IRQ1 Pin	Port x	Port y	Mode
$\leq V_{DD}$	X	X	User
$2 \times V_{DD}$	0	0	Monitor

Section 3 — Resets and Interrupts

3.2.3 Reset Sources

The system integration module (SIM) has master reset control and may include, depending upon device implementation, any of the following typical reset sources:

- External reset (**RESET** pin)
- Power-on reset (POR) circuit
- COP watchdog
- Illegal opcode reset
- Illegal address reset
- Low voltage inhibit (LVI) reset

A reset immediately stops execution of the current instruction. All resets produce the vector \$FFFE/\$FFFF and assert the internal reset signal. The internal reset causes all registers to return to their default values and all modules to return to their reset state.

3.2.4 External Reset

A logic zero applied to the **RESET** pin asserts the internal reset signal, which halts all processing on the chip. The CPU08 and peripherals are reset.

3.2.5 Active Reset from an Internal Source

All internal reset sources actively pull down the **RESET** pin to allow the resetting of external peripherals. The **RESET** pin will be pulled down for 16 bus clock cycles; the internal reset signal will continue to be asserted for an additional 16 cycles after that. If the **RESET** pin is still low at the the end of the second 16 cycles, then an external reset has occurred. If the pin is high, the appropriate bit will be set to indicate the source of the reset.

The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around an M68HC08 microcontroller.

3.3 Interrupt Processing

The group of instructions executed in response to an interrupt is called an interrupt service routine. These routines are much like subroutines except that they are called through the automatic hardware interrupt mechanism rather than by a subroutine call instruction, and all CPU08 registers, except the H register, are saved on the stack. (See **2.1.5.3 Interrupt Mask (I)**).

3

An interrupt (provided it is enabled) causes normal program flow to be suspended as soon as the currently executing instruction finishes. The interrupt logic then pushes the contents of all CPU08 registers onto the stack, except the H register, so that the CPU08 contents can be restored after the interrupt is finished. After stacking the CPU08 registers, the vector for the highest priority pending interrupt source is loaded into the program counter and execution continues with the first instruction of the interrupt service routine.

An interrupt is concluded with a return from interrupt (RTI) instruction which causes all CPU08 registers and the return address to be recovered from the stack, so that the interrupted program can resume as if there had been no interruption.

Interrupts can be enabled or disabled by the mask bit (I bit) in the condition code register and by local enable mask bits in the on-chip peripheral control registers. The interrupt mask bits in the CCR provide a means of controlling the nesting of interrupts.

In rare cases it may be useful to allow an interrupt routine to be interrupted (nesting of interrupts). Nesting is discouraged because it greatly complicates a system and rarely improves system

Section 3 — Resets and Interrupts

3

performance. By default, the interrupt structure inhibits interrupts during the interrupt entry sequence by setting the interrupt mask bit(s) in the CCR. As the CCR is recovered from the stack during the return from interrupt, the condition code bits return to the enabled state so that additional interrupts can be serviced. If nesting of interrupts is desired, the interrupt mask bit(s) must be cleared after entering the interrupt service routine. Care must be taken to specifically mask (disable) the present interrupt with a local enable mask bit or clear the interrupt source flag before clearing the mask bit in the CCR. Failure to do so will cause the same source to immediately interrupt which will rapidly consume all available stack space.

Upon reset, the I bit is set to inhibit all interrupts. After minimum system initialization, software may clear the I bit by a TAP or CLI instruction, thus enabling interrupts.

3.3.1 Interrupt Sources and Priority

The CPU08 can have 128 separate vectors including reset and software interrupt (SWI), which leaves 126 inputs for independent interrupt sources. (See Table 3-2.)

NOTE

Not all CPU08 versions use all available interrupt vectors.

Section 3 — Resets and Interrupts

Table 3-2 HC08 Vectors

Address	Reset	Priority
FFFE	Reset	1
FFFC	SWI	2
FFFA	IREQ[0]	3
:	:	:
FF02	IREQ[124]	127
FF00	IREQ[125]	128

3

When the system integration module (SIM) receives an interrupt request, processing begins at the next instruction boundary. The SIM performs the priority decoding necessary if more than one interrupt source is active at the same time. Also, the SIM encodes the highest priority interrupt request into a constant which the CPU08 uses to generate the corresponding interrupt vector.

NOTE

The interrupt source priority for any specific module may not always be the same in different M68HC08 versions. For details about the priority assigned to interrupt sources in a specific M68HC08 device, refer to the SIM section of the technical data manual written for that device.

SWI as an instruction has the highest priority other than reset; once the SWI opcode is fetched, no other interrupt can be honored until the SWI vector has been fetched.

Section 3 — Resets and Interrupts

3.3.2 Interrupts in STOP and WAIT Modes

In WAIT mode the CPU clocks are disabled, but other module clocks remain active. A module which is active during WAIT mode can wake up the CPU08 by an interrupt if the interrupt is enabled. Processing of the interrupt begins immediately.

In STOP mode, the system clocks do not run. The system control module inputs are conditioned so that they can be asynchronous. A particular module can wake the part up from STOP mode with an interrupt provided that the module has been designed to do so.

3

3.3.3 Nesting of Multiple Interrupts

Under normal circumstances, CPU08 interrupt processing arbitrates multiple pending interrupts, selects the highest, and leaves the rest pending. The I bit in the CCR is also set, preventing nesting of interrupts. While an interrupt is being serviced, it effectively becomes the highest priority task for the system. When servicing is complete, the assigned interrupt priority is re-established. In certain systems where, for example, a low priority interrupt contains a long interrupt service routine, it may not be desirable to lock out all higher priority interrupts while the low priority interrupt executes. Although not generally advisable, controlled nesting of interrupts can be used to solve problems of this nature. However, because of potential stack overflow problems, it is strongly recommended that the user investigate all other possible system solutions before considering nesting interrupts.

3.3.4 Allocating Scratch Space on the Stack

In some systems, it is useful to allocate some local variable or scratch space on the stack for use by the interrupt service routine.

Section 3 — Resets and Interrupts

Temporary storage can also be obtained using the PSH and PUL instructions; however, the last in first out (LIFO) structure of the stack makes this impractical for more than one or two bytes. The CPU08 features the AIS (16-bit add to stack pointer) instruction to allocate space. The stack pointer indexing instructions can then be used to access this data space, as demonstrated in the example below:

```
IRQINT    PSHH                ;Save H register
          AIS      #-16       ;Allocate 16 bytes of local storage
          STA      3,SP        ;Store a value in the second byte
                                ;of local space

* Note:    The stack pointer must always point to the next
*          empty stack location. The location addressed
*          by 0,SP should therefore never be used unless the
*          programmer can guarantee no subroutine calls from
*          within the interrupt service routine.
          .
          .
          .
          LDA      3,SP        ;Read the value at a later time
          .
          .
          .
          AIS      #16         ;Clean up stack
          PULH                ;Restore H register
          RTI                 ;Return

* Note:    Subroutine calls alter the offset from the SP to
*          the local variable data space because of the
*          stacked return address. If the user wishes to
*          access this data space from subroutines called
*          from within the interrupt service routine, then
*          the offsets should be adjusted by +2 bytes for each
*          level of subroutine nesting.
```

3

Section 3 — Resets and Interrupts

Temporary storage can also be obtained using the PSH and PUL instructions; however, the last in first out (LIFO) structure of the stack makes this impractical for more than one or two bytes. The CPU08 features the AIS (16-bit add to stack pointer) instruction to allocate space. The stack pointer indexing instructions can then be used to access this data space, as demonstrated in the example below:

3

```

;Save H register
;Allocate 16 bytes of local storage
;Store a value in the second byte
;of local space

```

The stack pointer must always point to the next empty stack location. The location addressed by 0,SP should therefore never be used unless the programmer can guarantee no subroutine calls from within the interrupt service routine.

```

LDA      0,SP      ;Read the value at a later time

```

```

;Clean up stack
;Restore H register
;Return

```

Subroutine calls after the offset from the SP to the local variable data because of the stacked return address. If the user wishes to access this data from subroutines called from within the interrupt service routine, then the offset should be adjusted by 12 bytes for each level of subroutine nesting.

SECTION 4: ADDRESSING MODES

This section describes the addressing modes of the M68HC08 CPU.

4.1 Addressing Modes

The CPU uses 16 addressing modes for flexibility in accessing data. These addressing modes define how the CPU finds the data required to execute an instruction. The 16 addressing modes are as follows:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Stack pointer, 8-bit offset
- Stack pointer, 16-bit offset
- Relative
- Memory to memory (4 modes)
- Indexed with post increment
- Indexed, 8-bit offset with post increment

4

4.1.1 Inherent

Inherent instructions have no operand fetch associated with the instruction, such as decimal adjust accumulator (DAA), clear index high (CLRHI), and divide (DIV). Some of the inherent instructions act on data in the CPU registers, such as clear accumulator (CLRA), and transfer condition code register to the accumulator (TPA). Inherent instructions require no memory address, and most are one byte long. Table 4-1 lists the instructions that use inherent addressing.

Section 4 — Addressing Modes

The following assembly language statements show examples of the inherent addressing mode. (In the code example below and throughout this section, **bold** typeface instructions are examples of the specific addressing mode being discussed; a “#” sign before a number indicates an immediate operand. The default base is decimal. Hexadecimal numbers are represented by a “\$” preceding the number. Some assemblers use hexadecimal as the default numbering system. Refer to the documentation for the particular assembler to determine the proper syntax.)

4

Machine Code	Label	Operation	Operand	Comments
A657	EX_1	LDA	#\$57	;A = \$57
AB45		ADD	#\$45	;A = \$9C
72		DAA		;A = \$00 w/carry ;bit set = \$102
A614	EX_2	LDA	#20	;LS dividend in A
8C		CLR H		;Clear MS dividend
AE03		LDX	#3	;Divisor in X register
52		DIV		; (H:A) / X → A=06, H=02
A630	EX_3	LDA	#\$30	;A = \$30
87		PSHA		;Push \$30 on stack and ;decrement stack ;pointer by 1

Section 4 — Addressing Modes

Table 4-1 Inherent Addressing Instructions

Instruction	Mnemonic
Arithmetic Shift Left	ASLA, ASLX
Arithmetic Shift Right	ASRA, ASRX
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
Clear	CLRA, CLRX
Clear H	CLRH
Complement	COMA, COMX
Decimal Adjust Accumulator	DAA
Decrement A and Branch if Not Equal (\$00)	DBNZA
Decrement Index X and Branch if Not Equal (\$00)	DBNZX
Decrement	DECA, DECX
Divide (Integer 16-Bit by 8-Bit Divide)	DIV
Increment	INCA, INCX
Logical Shift Left	LSLA, LSLX
Logical Shift Right	LSRA, LSRX
Multiply	MUL
Negate	NEGA, NEGX
Nibble Swap Accumulator	NSA
No Operation	NOP
Push Accumulator onto Stack	PSHA
Push Index Register H onto Stack	PSHH
Push Index Register X onto Stack	PSHX
Pull Accumulator from Stack	PULA
Pull Index Register H from Stack	PULH
Pull Index Register X from Stack	PULX
Rotate Left through Carry	ROLA, ROLX
Rotate Right through Carry	RORA, RORX
Reset Stack Pointer to \$00FF	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Enable IRQ and Stop Oscillator	STOP
Software Interrupt	SWI
Transfer Accumulator to Condition Code Register	TAP
Transfer Accumulator to Index Register X	TAX
Transfer Condition Code Register to Accumulator	TPA
Test for Negative or Zero	TSTA, TSTX
Transfer Stack Pointer to Index Register H:X	TSX
Transfer Index Register X to Accumulator	TXA
Transfer Index Register H:X to Stack Pointer	TXS
Enable Interrupts and Halt CPU	WAIT

Section 4 — Addressing Modes

4.1.2 Immediate

The operand in immediate instructions is contained in the bytes immediately following the opcode. The byte or bytes that follow the opcode are the value of the statement rather than the address of the value. In this case, the effective address of the instruction is specified by the # sign and implicitly points to the byte following the opcode. The immediate value is limited to either one or two bytes, depending on the size of the register involved in the instruction. Table 4-2 lists the instructions that use immediate addressing.

Immediate instructions associated with the H:X register are three-byte instructions: one byte for the opcode, two bytes for the immediate data byte. The following example code contains two immediate instructions: AIX (add immediate to index register) and CPHX (compare index register H:X with immediate value). The H:X index register is first cleared and then incremented by one until it contains \$FFFF. Once the condition specified by the CPHX becomes true, the program branches to START, and the process is repeated indefinitely.

Machine Code	Label	Operation	Operand	Comments
5F	START	CLR _X		;X register = 0
8C		CLR _H		;H register = 0
AF01	TAG	AIX	#1	; (H:X) = (H:X) + 1
65FFFF		CPHX	#\$FFFF	; Compare (H:X) to \$FFFF
26F9		BNE	TAG	; Loop until equal
20F5		BRA	START	; Start over

Section 4 — Addressing Modes

Table 4-2 Immediate Addressing Instructions

Instruction	Mnemonic
Add with Carry Immediate Value to Accumulator	ADC
Add Immediate Value to Accumulator	ADD
Add Immediate Value (Signed) to Stack Pointer	AIS
Add Immediate Value (Signed) to Index Register H:X	AIX
Logical AND Immediate Value with Accumulator	AND
Bit Test Immediate Value with Accumulator	BIT
Compare A with Immediate and Branch if Equal	CBEQA
Compare Index X with Immediate and Branch if Equal	CBEQX
Compare Accumulator with Immediate Value	CMP
Compare Index Register H:X with Immediate Value	CPHX
Compare Index Register X with Immediate Value	CPX
Exclusive OR Immediate Value with Accumulator	EOR
Load Accumulator from Immediate Value	LDA
Load Index Register H:X with Immediate Value	LDHX
Load Index Register X from Immediate Value	LDX
Inclusive OR Immediate Value	ORA
Subtract with Carry Immediate Value	SBC
Subtract Immediate Value	SUB

Section 4 — Addressing Modes

4.1.3 Direct

Most direct instructions can access any of the first 256 memory addresses with only two bytes. The first byte is the opcode, and the second is the low byte of the operand address. The high-order byte of the effective address is assumed to be \$00 and is not included as an instruction byte (saving program memory space and execution time). The use of direct addressing mode is therefore limited to operands in the \$0000–\$00FF area of memory (called the direct page or page 0).

Direct addressing instructions take one less byte of program memory space than the equivalent instructions using extended addressing. By eliminating the additional memory access, the execution time is reduced by one cycle. In the course of a long program, this savings can be substantial. Most microcontroller units place some if not all RAM in the \$0000–\$00FF area; this allows the designer to assign these locations to frequently referenced data variables, thus saving execution time.

BRSET and BRCLR are three-byte instructions that use direct addressing to access the operand and relative addressing to specify a branch destination.

CPHX, STHX, and LDHX are two-byte instructions that fetch a 16-bit operand. The most significant byte comes from the direct address; the least significant byte comes from the direct address + 1.

Table 4-3 lists the instructions that use direct addressing.

Section 4 — Addressing Modes

The following example code contains two direct addressing mode instructions: STHX (store index register H:X in memory) and CPHX (compare index register H:X with memory). The first STHX instruction initializes RAM storage location TEMP to zero, and the second STHX instruction loads TEMP with \$5555. The CPHX instruction compares the value in index register H:X with the value of RAM:(RAM + 1). In this example RAM:(RAM + 1) = TEMP = \$50:\$51 = \$5555.

Machine Code	Label	Operation	Operand	Comments
	RAM	EQU	\$50	;RAM equate
	ROM	EQU	\$6E00	;ROM equate
		ORG	\$RAM	;Beginning of RAM
	TEMP	RMB	2	;Reserve 2 bytes
		ORG	\$ROM	;Beginning of ROM
5F	START	CLRX		;X register=0
8C		CLRH		;H register=0
3550		STHX	TEMP	;H:X=0 > temp
455555		LDHX	#\$5555	;Load H:X with \$5555
3550		STHX	TEMP	;Temp=\$5555
7550	BAD_PART	CPHX	RAM	;RAM=temp
26FC		BNE	BAD_PART	;RAM=temp will be ;same unless something ;is very wrong!
20F1		BRA	START	;Do it again

Section 4 — Addressing Modes

Table 4-3 Direct Addressing Instructions

Instruction	Mnemonic
Add Memory and Carry to Accumulator	ADC
Add Memory and Accumulator	ADD
Logical AND of Memory and Accumulator	AND
Arithmetic Shift Left Memory	ASL*
Arithmetic Shift Right Memory	ASR
Clear Bit in Memory	BCLR
Bit Test Memory with Accumulator	BIT
Branch if Bit n in Memory Clear	BRCLR
Branch if Bit n in Memory Set	BRSET
Set Bit in Memory	BSET
Compare Direct with Accumulator and Branch if Equal	CBEQ
Clear Memory	CLR
Compare Accumulator with Memory	CMP
Complement Memory	COM
Compare Index Register H:X with Memory	CPHX
Compare Index Register X with Memory	CPX
Decrement Memory and Branch if Not Equal (\$00)	DBNZ
Decrement Memory	DEC
Exclusive OR Memory with Accumulator	EOR
Increment Memory	INC
Jump	JMP
Jump to Subroutine	JSR
Load Accumulator from Memory	LDA
Load Index Register H:X from Memory	LDHX
Load Index Register X from Memory	LDX
Logical Shift Left Memory	LSL*
Logical Shift Right Memory	LSR
Negate Memory	NEG
Inclusive OR Accumulator and Memory	ORA
Rotate Memory Left through Carry	ROL
Rotate Memory Right through Carry	ROR
Subtract Memory and Carry from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register H:X in Memory	STHX
Store Index Register X in Memory	STX
Subtract Memory from Accumulator	SUB
Test Memory for Negative or Zero	TST

*ASL = LSL

4.1.4 Extended

Extended instructions can access any address in a 64-Kbyte memory map. All extended instructions are three bytes long. The first byte is the opcode; the second and third bytes are the most significant and least significant bytes of the operand address. This addressing mode is selected when memory above the direct or zero page (\$0000–\$00FF) is accessed.

When using most assemblers, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction. Table 4-4 lists the instructions that use the extended addressing mode. An example of the extended addressing mode is shown below.

4

Machine Code	Label	Operation	Operand	Comments
		ORG	\$50	;Start at \$50
FF		FCB	\$FF	; \$50 = \$FF
5F		CLR X		
BE50		LDX	\$0050	;Load X direct
		ORG	\$6E00	;Start at \$6E00
FF		FCB	\$FF	; \$6E00 = \$FF
5F		CLR X		
CE6E00		LDX	\$6E00	;Load X extended

Table 4-4 Extended Addressing Instructions

Instruction	Mnemonic
Add Memory and Carry to Accumulator	ADC
Add Memory and Accumulator	ADD
Logical AND of Memory and Accumulator	AND
Bit Test Memory with Accumulator	BIT
Compare Accumulator with Memory	CMP
Compare Index Register X with Memory	CPX
Exclusive OR Memory with Accumulator	EOR
Jump	JMP
Jump to Subroutine	JSR
Load Accumulator from Memory	LDA
Load Index Register X from Memory	LDX
Inclusive OR Accumulator with Memory	ORA
Subtract Memory and Carry from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register X in Memory	STX
Subtract Memory from Accumulator	SUB

4

4.1.5 Indexed, No Offset

Indexed instructions with no offset are one-byte instructions that access data with variable addresses. Index register X contains the low byte of the conditional address of the operand; index register H contains the high byte. The sum is the effective address of the operand. Due to the addition of the H register, this addressing mode is not limited to the first 256 bytes of memory as in the HC05.

If none of the HC08 instructions that modify index register H are used (AIX; CBEQ (ix+); LDHX; MOV (dix+); MOV (ix+d); PULH; TSX), then H value will be \$00, which assures complete source code compatibility with HC05 Family instructions.

Indexed, no offset instructions can move a pointer through a table or hold the address of a frequently used RAM or I/O location. Table 4-5 lists instructions that use indexed, no offset addressing.

4.1.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are two-byte instructions that can access data with variable addresses. The CPU adds the unsigned bytes in index register H:X to the unsigned byte following the opcode. The sum is the effective address of the operand.

If none of the HC08 instructions that modify index register H are used (AIX; CBEQ (ix+); LDHX; MOV (dix+); MOV (ix+d); PULH; TSX), then H value will be \$00, which assures complete source code compatibility with the HC05 Family instructions.

Indexed, 8-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend as far as the address map allows. The k value would typically be in index register H:X, and the address of the beginning of the table would be in the byte following the opcode. Using index register H:X in this way, this addressing mode is limited to the first 256 addresses in memory. Tables can be located anywhere in the address map when index register H:X is used as the base address, and the byte following is the offset.

4

Table 4-5 lists the instructions that use indexed, 8-bit offset addressing.

4.1.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are three-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned contents of index register H:X to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the most significant byte of the 16-bit offset; the second byte is the least significant byte of the offset.

Section 4 — Addressing Modes

As with direct and extended addressing, most assemblers determine the shortest form of indexed addressing. Table 4-5 lists the instructions that use indexed, 16-bit offset addressing.

Indexed, 16-bit offset instructions are useful in selecting the *k*th element in an *n*-element table. The table can begin anywhere and can extend as far as the address map allows. The *k* value would typically be in index register H:X, and the address of the beginning of the table would be in the bytes following the opcode.

The following example uses the JMP (unconditional jump) instruction to show the three different types of indexed addressing.

4

Machine Code	Label	Operation	Operand	Comments
FC		JMP	,X	;No offset ;Jump to address ;pointed to by the ;(H:X) register
ECFF		JMP	\$FF,X	;8-bit offset ;Jump to address ;pointed to by (H:X) ;+ \$FF
DC10FF		JMP	\$10FF,X	;16-bit offset ;Jump to address ;pointed to by (H:X) ;+ \$10FF

Section 4 — Addressing Modes

Table 4-5 Indexed Addressing Instructions

Instruction	Mnemonic	No Offset	8-Bit Offset	16-Bit Offset
Add Memory and Carry to Accumulator	ADC	✓	✓	✓
Add Memory and Accumulator	ADD	✓	✓	✓
Logical AND of Memory and Accumulator	AND	✓	✓	✓
Arithmetic Shift Left Memory	ASL*	✓	✓	
Arithmetic Shift Right Memory	ASR	✓	✓	
Bit Test Memory with Accumulator	BIT	✓	✓	✓
Clear Memory	CLR	✓	✓	
Compare Accumulator with Memory	CMP	✓	✓	✓
Complement Memory	COM	✓	✓	
Compare Index Register X with Memory	CPX	✓	✓	✓
Decrement Memory and Branch if Not Equal (\$00)	DBNZ	✓	✓	
Decrement Memory	DEC	✓	✓	
Exclusive OR Memory with Accumulator	EOR	✓	✓	✓
Increment Memory	INC	✓	✓	
Jump	JMP	✓	✓	✓
Jump to Subroutine	JSR	✓	✓	✓
Load Accumulator from Memory	LDA	✓	✓	✓
Load Index Register X from Memory	LDX	✓	✓	✓
Logical Shift Left Memory	LSL*	✓	✓	
Logical Shift Right Memory	LSR	✓	✓	
Negate Memory	NEG	✓	✓	
Inclusive OR Accumulator and Memory	ORA	✓	✓	✓
Rotate Memory Left through Carry	ROL	✓	✓	
Rotate Memory Right through Carry	ROR	✓	✓	
Subtract Memory and Carry from Accumulator	SBC	✓	✓	✓
Store Accumulator in Memory	STA	✓	✓	✓
Store Index Register X in Memory	STX	✓	✓	✓
Subtract Memory from Accumulator	SUB	✓	✓	✓
Test Memory for Negative or Zero	TST	✓	✓	

*ASL = LSL

Section 4 — Addressing Modes

4.1.8 Stack Pointer, 8-Bit Offset

Stack pointer, 8-bit offset instructions are three-byte instructions that address operands in much the same way as indexed 8-bit offset instructions, only they add the 8-bit offset to the value of the stack pointer instead of the index register.

The stack pointer, 8-bit offset addressing mode permits easy access of data on the stack. The CPU adds the unsigned byte in the 16-bit stack pointer (SP) register to the unsigned byte following the opcode. The sum is the effective address of the operand.

If interrupts are disabled, this addressing mode allows the stack pointer to be used as a second “index” register. Table 4-6 lists the instructions that can be used in the stack pointer, 8-bit offset addressing mode.

Stack pointer relative instructions require a pre-byte for access. Consequently, all SP relative instructions take one cycle longer than their index relative counterparts.

4.1.9 Stack Pointer, 16-Bit Offset

Stack pointer, 16-bit offset instructions are four-byte instructions used to access data relative to the stack pointer with variable addresses at any location in memory. The CPU adds the unsigned contents of the 16-bit stack pointer register to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the conditional address of the operand.

As with direct and extended addressing, most assemblers determine the shortest form of stack pointer addressing. Due to the prebyte, stack pointer relative instructions take one cycle longer than their index relative counterparts. Table 4-6 lists the instructions that can be used in the stack pointer, 16-bit offset addressing mode.

Section 4 — Addressing Modes

Examples of the 8-bit and 16-bit offset stack pointer addressing modes are shown below. The first example stores the value of \$20 in location \$10, $SP = \$10 + \$FF = \$10F$ and then decrements that location until equal to zero. The second example loads the accumulator with the contents of memory location \$250, $SP = \$250 + \$FF = \$34F$.

Machine Code	Label	Operation	Operand	Comments
450100		LDHX	#\$0100	
94		TXS		;Reset stack pointer ;to \$00FF
A620		LDA	#\$20	;A = \$20
9EE710		STA	\$10,SP	;Location \$10F = \$20
9E6B10FC	LP	DBNZ	\$10,SP,LP	;8-bit offset ;decrement the ;contents of \$10F ;until equal to zero
450100		LDHX	#\$0100	
94		TXS		;Reset stack pointer ;to \$00FF
9ED60250		LDA	\$0250,SP	;16-bit offset ;Load A with contents ;of \$34F

Stack pointer, 16-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend anywhere in memory. With this four-byte instruction, the k value would typically be in the stack pointer register, and the address of the beginning of the table is located in the byte following the opcode.

Section 4 — Addressing Modes

Table 4-6 Stack Pointer Addressing Instructions

Instruction	Mnemonic	8-Bit Offset	16-Bit Offset
Add Memory and Carry to Accumulator	ADC	✓	✓
Add Memory and Accumulator	ADD	✓	✓
Logical AND of Memory and Accumulator	AND	✓	✓
Arithmetic Shift Left Memory	ASL*	✓	
Arithmetic Shift Right Memory	ASR	✓	
Bit Test Memory with Accumulator	BIT	✓	✓
Compare Direct with Accumulator and Branch if Equal	CBEQ	✓	
Clear Memory	CLR	✓	
Compare Accumulator with Memory	CMP	✓	✓
Complement Memory	COM	✓	
Compare Index Register X with Memory	CPX	✓	✓
Decrement Memory and Branch if Not Equal (\$00)	DBNZ	✓	
Decrement Memory	DEC	✓	
Exclusive OR Memory with Accumulator	EOR	✓	✓
Increment Memory	INC	✓	
Load Accumulator from Memory	LDA	✓	✓
Load Index Register X from Memory	LDX	✓	✓
Logical Shift Left Memory	LSL*	✓	
Logical Shift Right Memory	LSR	✓	
Negate Memory	NEG	✓	
Inclusive OR Accumulator and Memory	ORA	✓	✓
Rotate Memory Left through Carry	ROL	✓	
Rotate Memory Right through Carry	ROR	✓	
Subtract Memory and Carry from Memory	SBC	✓	✓
Store Accumulator in Memory	STA	✓	✓
Store Index Register X in Memory	STX	✓	✓
Subtract Memory from Accumulator	SUB	✓	✓
Test Memory for Negative or Zero	TST	✓	

*ASL = LSL

4.1.10 Relative

All conditional branch instructions use relative addressing to evaluate the resultant effective address (EA). The CPU evaluates the conditional branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is true, the PC is loaded with the EA. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of -128 to $+127$ bytes from the address of the next location after the branch instruction.

Four new branch opcodes test the N, Z, and V (overflow) bits to determine the relative signed values of the operands. These new opcodes are BLT, BGT, BLE, and BGE and are designed to be used with signed arithmetic operations.

4

When using most assemblers, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

Table 4-7 lists the instructions that use relative addressing.

The following example contains two relative addressing mode instructions: BLT (branch if less than, signed operation) and BRA (branch always). In this example, the value in the accumulator is compared to the signed value -2 . Because $\#1$ is greater than -2 , the branch to TAG will not occur.

Machine Code	Label	Operation	Operand	Comments
A601	TAG	LDA	#1	;A = 1
A1FE		CMP	#-2	;Compare with -2
91FA		BLT	TAG	;Branch if value of A ;is less than -2
20FE	HERE	BRA	HERE	;Branch always

Section 4 — Addressing Modes

Table 4-7 Relative Addressing Instructions

Instruction	Mnemonic
Branch if Carry Clear	BCC
Branch if Carry Set	BCS
Branch if Equal	BEQ
Branch if Greater Than or Equal (Signed)	BGE
Branch if Greater Than (Signed)	BGT
Branch if Half-Carry Clear	BHCC
Branch if Half-Carry Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS (BCC)
Branch if Interrupt Line High	BIH
Branch if Interrupt Line Low	BIL
Branch if Less Than or Equal (Signed)	BLE
Branch if Lower	BLO (BCS)
Branch if Lower or Same	BLS
Branch if Less Than (Signed)	BLT
Branch if Interrupt Mask Clear	BMC
Branch if Minus	BMI
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit n in Memory Clear	BRCLR
Branch if Bit n in Memory Set	BRSET
Branch Never	BRN
Branch to Subroutine	BSR

4

4.1.11 Memory to Memory Immediate to Direct

Move immediate to direct (MOV imd) is a three-byte, four-cycle addressing mode generally used to initialize variables and registers in page zero. The operand in the byte immediately following the opcode is stored in the direct page location addressed by the second byte following the opcode. The MOV instruction associated with this addressing mode does not affect the accumulator value. The following example shows that by eliminating the accumulator from the data transfer process, the number of execution cycles decreases from 9 to 4 for a similar immediate to direct operation.

Machine Code		Label	Operation	Operand	Comments
* Data movement with accumulator					
B750	(2 cycles)		PSHA	TEMP	;Save current A
					; value
A622	(2 cycles)		LDA	#\$22	;A = \$22
B7F0	(2 cycles)		STA	\$F0	;Load \$F0 with
					;\$22
B650	<u>(3 cycles)</u>		PULA	TEMP	;Restore A value
	9 cycles				
* Data movement without accumulator					
6E22F0	(4 cycles)		MOV	#\$22,\$F0	;Location \$F0
					:= \$22

Section 4 — Addressing Modes

4.1.12 Memory to Memory Direct to Direct

Move direct to direct (MOV dd) is a three-byte, five-cycle addressing mode generally used in register to register movements of data from within page zero. The operand in the direct page location addressed by the byte immediately following the opcode is stored in the direct page location addressed by the second byte following the opcode. The MOV instruction associated with this addressing mode does not affect the accumulator value. As with the previous addressing mode, eliminating the accumulator from the data transfer process reduces the number of execution cycles from 10 to 5 for similar direct to direct operations (see example below). This savings can be substantial for a program containing numerous register to register data transfers.

4

Machine Code		Label	Operation	Operand	Comments
* Data movement with accumulator					
B750	(2 cycles)		PSHA	TEMP	;Save A value
B6F0	(3 cycles)		LDA	\$F0	;Get contents ;of \$F0
B7F1	(3 cycles)		STA	\$F1	;Location \$F1=\$F0
B650	<u>(2 cycles)</u> 10 cycles		PULA	TEMP	;Restore A value
* Data movement without accumulator					
4EF0F1	(5 cycles)		MOV	\$F0,\$F1	;Move contents of ;\$F0 to \$F1

4.1.13 Memory to Memory Indexed to Direct with Post Increment

Move indexed to direct, post increment (MOV ix+d) is a two-byte, four-cycle addressing mode generally used to transfer tables addressed by the index register to a register in the direct page. The tables can be located anywhere in the 64-Kbyte map and can be any size. This instruction does not affect the accumulator value. The operand addressed by index register H:X is stored in the direct page location addressed by the byte following the opcode. H:X is incremented after the move. The instruction associated with this addressing does not affect the accumulator value.

This addressing mode is effective for transferring a buffer stored in RAM to a serial transmit register, as shown in the following example. Table 4-8 lists the memory to memory move instructions.

4

NOTE

Move indexed to direct, post increment instructions will increment the H register if X is incremented past \$FF.

The following example illustrates an interrupt-driven SCI transmit service routine supporting a circular buffer.

Section 4 — Addressing Modes

4

Machine Code	Label	Operation	Operand	Comments
	SIZE	EQU	16	;TX circular ;buffer length
	SCSR1	EQU	\$16	;SCI status ;register 1
	SCDR	EQU	\$18	;SCI transmit ;data register
		ORG	\$50	
	PTR_OUT	RMB	2	;Circular buffer ;data out pointer
	PTR_IN	RMB	2	;Circular buffer ;data in pointer
	TX_B	RMB	SIZE	;Circular buffer
	* SCI transmit data register empty interrupt * service routine *			
		ORG	\$6E00	
55 50	TX_INT	LDHX	PTR_OUT	;Load pointer
B6 16		LDA	SCSR1	;Dummy read of ;SCSR1 as part of ;the TDRE reset
7E 18		MOV	X+, SCDR	;Move new byte to ;SCI data reg. ;Clear TDRE. Post ;increment H:X reg.
65 00 64		CPHX	#TX_B + SIZE	;Gone past end of ;circular buffer?
23 03		BLS	NOLOOP	;If not, continue
45 00 54		LDHX	#TX_B	;Else reset to ;start of buffer
35 50	NOLOOP	STHX	PTR_OUT	;Save new ;pointer value
80		RTI		;Return

4.1.14 Memory to Memory Direct to Indexed with Post Increment

Move direct to indexed, post increment (MOV dix+) is a two-byte, four-cycle addressing mode generally used to fill tables from registers in the direct page. The tables can be located anywhere in the 64-Kbyte map and can be any size. The instruction associated with this addressing mode does not affect the accumulator value. The operand in the direct page location addressed by the byte immediately following the opcode is stored in the location addressed by index register H:X. H:X is incremented after the move.

An example of this addressing mode would be in filling a serial receive buffer located in RAM from the receive data register. Table 4-8 lists the memory to memory move instructions.

4

NOTE

Move direct to indexed, post increment instructions will increment the H register if X is incremented past \$FF.

The following example illustrates an interrupt-driven SCI receive service routine supporting a circular buffer.

Section 4 — Addressing Modes

4

Machine Code	Label	Operation	Operand	Comments
	SIZE	EQU	16	;RX circular ;buffer length
	SCSR1	EQU	\$16	;SCI status reg.1
	SCDR	EQU	\$18	;SCI receive ;data reg.
		ORG	\$70	
	PTR_OUT	RMB	2	;Circular buffer ;data out pointer
	PTR_IN	RMB	2	;Circular buffer ;data in pointer
	RX_B	RMB	SIZE	;Circular buffer
	*			
	*	SCI receive data register full interrupt		
	*	service routine		
	*			
		ORG	\$6E00	
55 72	RX_INT	LDHX	PTR_IN	;Load pointer
B6 16		LDA	SCSR1	;Dummy read of ;SCSR1 as part of ;the RDRF reset
5E 18		MOV	SCDR ,X+	;Move new byte from ;SCI data reg. ;Clear RDRF. Post ;increment H:X reg.
65 00 64		CPHX	#RX_B + SIZE	;Gone past end of ;circular buffer?
23 03		BLS	NOLOOP	;If not continue
45 00 54		LDHX	#RX_B	;Else reset to ;start of buffer
35 52	NOLOOP	STHX	PTR_IN	;Save new ;pointer value
80		RTI		;Return

Section 4 — Addressing Modes

Table 4-8 Memory to Memory Move Instructions

Instruction	Mnemonic
Move Immediate Operand to Direct Memory Location	MOV
Move Direct Memory Operand to Another Direct Memory Location	MOV
Move Indexed Operand to Direct Memory Location	MOV
Move Direct Memory Operand to Indexed Memory Location	MOV

4.1.15 Indexed with Post Increment

Indexed, no offset with post increment instructions are two-byte instructions that address operands, then increment index register H:X. Index register X contains the low byte of the conditional address of the operand; index register H contains the high byte. The sum is the conditional address of the operand. This addressing mode is generally used for table searches. Table 4-9 lists the indexed with post increment instructions.

4

NOTE

Indexed with post increment instructions will increment the H register if X is incremented past \$FF.

Section 4 — Addressing Modes

4.1.16 Indexed, 8-Bit Offset with Post Increment

Indexed, 8-bit offset with post increment instructions are three-byte instructions that access operands with variable addresses, then increment index register H:X. Index register X contains the low byte of the conditional address of the operand; index register H contains the high byte. The sum is the conditional address of the operand. As with indexed, no offset, this addressing mode is generally used for table searches. Table 4-9 lists the indexed with post increment instructions.

4

NOTE

Indexed, 8-bit offset with post increment instructions will increment the H register if X is incremented past \$FF.

The following example uses the CBEQ (compare and branch if equal) instruction to show the two different indexed with post increment addressing modes.

Section 4 — Addressing Modes

Machine Code	Label	Operation	Operand	Comments
A6FF		LDA	#\$FF	;A = \$FF
B710		STA	\$10	;LOC \$10 = \$FF
4E1060		MOV	\$10,\$60	;LOC \$60 = \$FF
5F		CLR X		;Zero X register
* Compare contents of A with contents of location pointed to by				
* H:X and branch to TAG when equal				
7102	LOOP	CBEQ	X+,TAG	;No offset
20FC		BRA	LOOP	;Check next location
5F	TAG	CLR X		;Zero X register
* Compare contents of A with contents of location pointed to by				
* H:X + \$50 and branch to TG1 when equal				
615002	LOOP2	CBEQ	\$50,X+,TG1	;8-bit offset
20FB		BRA	LOOP2	;Check next location
20FE	TG1	BRA	TG1	;Finished

4

Table 4-9 Indexed and Indexed, 8-Bit Offset with Post Increment Instructions

Instruction	Mnemonic
Compare and Branch if Equal, Indexed (H:X)	CBEQ
Compare and Branch if Equal, Indexed (H:X), 8-Bit Offset	CBEQ
Move Indexed Operand to Direct Memory Location	MOV
Move Direct Memory Operand to Indexed Memory Location	MOV

Section 4 — Addressing Modes

4.2 Opcode Map and Instruction Set

Table 4-10 is an opcode map of the M68HC08 instruction set. Table 4-11 shows all M68HC08 instructions in all possible addressing modes. The table shows the operand construction and the execution time in internal bus clock cycles of each instruction. The following legend summarizes the symbols and abbreviations used in Table 4-11.

4

A	Accumulator	N	Negative flag
C	Carry/borrow flag	<i>n</i>	Any bit
CCR	Condition code register	<i>opr</i>	Operand (one or two bytes)
dd	Low byte of operand address	PC	Program counter
dd rr	Operand addr & relative PC offset	PCH	Program counter high byte
DD	Direct to direct addressing mode	PCL	Program counter low byte
DIR	Direct addressing mode	REL	Relative addressing mode
DIX+	Direct to indexed with post increment addressing mode	<i>rel</i>	Relative program counter offset byte
ee ff	High and low index register offset bytes	rr	Relative program counter offset byte
EXT	Extended addressing mode	SP1	Stack pointer, 8-bit offset addressing mode
ff	Index register offset byte	SP2	Stack pointer, 16-bit offset addressing mode
H	Half-carry flag	H	Index register, higher order
hh ll	High and low bytes of operand address	U	Undefined
I	Interrupt mask	V	Overflow flag
ii	Immediate operand byte	X	Index register, lower order
IMM	Immediate addressing mode	Z	Zero flag
INH	Inherent addressing mode	^	Logical AND
IX	Indexed, no offset addressing mode	∨	Logical OR
IX+	Indexed, no offset, post increment addressing mode	⊕	Logical EXCLUSIVE OR
IX+D	Indexed with post increment to direct addressing mode	()	Contents of
IX1	Indexed, 8-bit offset addressing mode	-()	Negation (two's complement)
IX1+	Indexed, 8-bit offset, post increment addressing mode	←	Loaded with
IX2	Indexed, 16-bit offset addressing mode	?	If
M	Memory location	:	Concatenated with
		↑	Set or cleared
		—	Not affected

Table 4-10 Opcode Map

	Bit-Manipulation			Branch	Read-Modify-Write				Control				Register/Memory							
	DIR	DIR	REL	DIR	INH	INH	IX1	SP1	IX	INH	INH	IMM	DIR	EXT	IX2	SP2	IX1	SP1	IX	
HIGH LOW	0	1	2	3	4	5	6	9E6	7	8	9	A	B	C	D	9ED	E	9EE	F	
0	BRSET0 ⁵ 3 DIR	BSET0 ⁴ 2 DIR	BRA ³ REL	NEG ⁴ DIR	NEGA ¹ INH	NEGX ¹ INH	NEG ⁴ IX1	NEG ⁵ SP1	NEG ³ IX	RTI ⁷ INH	BGE ³ REL	SUB ² IMM	SUB ³ DIR	SUB ⁴ EXT	SUB ⁴ IX2	SUB ⁵ SP2	SUB ³ IX1	SUB ⁴ SP1	SUB ² IX	
1	BRCLR0 ⁵ 3 DIR	BCLR0 ⁴ 2 DIR	BRN ³ REL	CBEQ ⁵ DIR	CBEQA ⁴ IMM	CBEQX ⁴ IMM	CBEQ ⁵ IX1+	CBEQ ⁶ SP1	CBEQ ⁴ IX+	RTS ⁴ INH	BLT ³ REL	CMP ² IMM	CMP ³ DIR	CMP ⁴ EXT	CMP ⁴ IX2	CMP ⁵ SP2	CMP ³ IX1	CMP ⁴ SP1	CMP ² IX	
2	BRSET1 ⁵ 3 DIR	BSET1 ⁴ 2 DIR	BHI ³ REL		MUL ⁵ INH	DIV ⁷ INH	NSA ³ INH		DAA ² INH		BGT ³ REL	SBC ² IMM	SBC ³ DIR	SBC ⁴ EXT	SBC ⁴ IX2	SBC ⁵ SP2	SBC ³ IX1	SBC ⁴ SP1	SBC ² IX	
3	BRCLR1 ⁵ 3 DIR	BCLR1 ⁴ 2 DIR	BLS ³ REL	COM ⁴ DIR	COMA ³ INH	COMX ³ INH	COM ⁴ IX1	COM ⁵ SP1	COM ³ IX	SWI ⁹ INH	BLE ³ REL	CPX ² IMM	CPX ³ DIR	CPX ⁴ EXT	CPX ⁴ IX2	CPX ⁵ SP2	CPX ³ IX1	CPX ⁴ SP1	CPX ² IX	
4	BRSET2 ⁵ 3 DIR	BSET2 ⁴ 2 DIR	BCC ³ REL	LSR ⁴ DIR	LSRA ¹ INH	LSRX ¹ INH	LSR ⁴ IX1	LSR ⁵ SP1	LSR ³ IX	TAP ² INH	TXS ² INH	AND ² IMM	AND ³ DIR	AND ⁴ EXT	AND ⁴ IX2	AND ⁵ SP2	AND ³ IX1	AND ⁴ SP1	AND ² IX	
5	BRCLR2 ⁵ 3 DIR	BCLR2 ⁴ 2 DIR	BCS ³ REL	STHX ⁴ DIR	LDHX ⁴ IMM	LDHX ⁴ DIR	CPHX ³ IMM		CPHX ⁴ DIR	TPA ¹ INH	TSX ² INH	BIT ² IMM	BIT ³ DIR	BIT ⁴ EXT	BIT ⁴ IX2	BIT ⁵ SP2	BIT ³ IX1	BIT ⁴ SP1	BIT ² IX	
6	BRSET3 ⁵ 3 DIR	BSET3 ⁴ 2 DIR	BNE ³ REL	ROR ⁴ DIR	RORA ¹ INH	RORX ¹ INH	ROR ⁴ IX1	ROR ⁵ SP1	ROR ³ IX	PULA ² INH		LDA ² IMM	LDA ³ DIR	LDA ⁴ EXT	LDA ⁴ IX2	LDA ⁵ SP2	LDA ³ IX1	LDA ⁴ SP1	LDA ² IX	
7	BRCLR3 ⁵ 3 DIR	BCLR3 ⁴ 2 DIR	BEQ ³ REL	ASR ⁴ DIR	ASRA ¹ INH	ASRX ¹ INH	ASR ⁴ IX1	ASR ⁵ SP1	ASR ³ IX	PSHA ² INH	TAX ¹ INH	AIS ² IMM	STA ³ DIR	STA ⁴ EXT	STA ⁴ IX2	STA ⁵ SP2	STA ³ IX1	STA ⁴ SP1	STA ² IX	
8	BRSET4 ⁵ 3 DIR	BSET4 ⁴ 2 DIR	BHCC ³ REL	LSL ⁴ DIR	LSLA ¹ INH	LSLX ¹ INH	LSL ⁴ IX1	LSL ⁵ SP1	LSL ³ IX	PULX ² INH	CLC ² INH	EOR ² IMM	EOR ³ DIR	EOR ⁴ EXT	EOR ⁴ IX2	EOR ⁵ SP2	EOR ³ IX1	EOR ⁴ SP1	EOR ² IX	
9	BRCLR4 ⁵ 3 DIR	BCLR4 ⁴ 2 DIR	BHCS ³ REL	ROL ⁴ DIR	ROLA ¹ INH	ROLX ¹ INH	ROL ⁴ IX1	ROL ⁵ SP1	ROL ³ IX	PSHX ² INH	SEC ¹ INH	ADC ² IMM	ADC ³ DIR	ADC ⁴ EXT	ADC ⁴ IX2	ADC ⁵ SP2	ADC ³ IX1	ADC ⁴ SP1	ADC ² IX	
A	BRSET5 ⁵ 3 DIR	BSET5 ⁴ 2 DIR	BPL ³ REL	DEC ⁴ DIR	DECA ¹ INH	DECX ¹ INH	DEC ⁴ IX1	DEC ⁵ SP1	DEC ³ IX	PULH ² INH	CLI ² INH	ORA ² IMM	ORA ³ DIR	ORA ⁴ EXT	ORA ⁴ IX2	ORA ⁵ SP2	ORA ³ IX1	ORA ⁴ SP1	ORA ² IX	
B	BRCLR5 ⁵ 3 DIR	BCLR5 ⁴ 2 DIR	BMI ³ REL	DBNZ ⁵ DIR	DBNZA ³ INH	DBNZX ³ INH	DBNZ ⁵ IX1	DBNZ ⁶ SP1	DBNZ ⁴ IX	PSHH ² INH	SEI ² INH	ADD ² IMM	ADD ³ DIR	ADD ⁴ EXT	ADD ⁴ IX2	ADD ⁵ SP2	ADD ³ IX1	ADD ⁴ SP1	ADD ² IX	
C	BRSET6 ⁵ 3 DIR	BSET6 ⁴ 2 DIR	BMC ³ REL	INC ⁴ DIR	INCA ¹ INH	INCX ¹ INH	INC ⁴ IX1	INC ⁵ SP1	INC ³ IX	CLRH ¹ INH	RSP ¹ INH		JMP ² DIR	JMP ³ EXT	JMP ⁴ IX2		JMP ³ IX1		JMP ² IX	
D	BRCLR6 ⁵ 3 DIR	BCLR6 ⁴ 2 DIR	BMS ³ REL	TST ³ DIR	TSTA ¹ INH	TSTX ¹ INH	TST ³ IX1	TST ⁴ SP1	TST ² IX		NOP ¹ INH	BSR ⁴ REL	JSR ⁴ DIR	JSR ⁵ EXT	JSR ⁶ IX2		JSR ⁵ IX1		JSR ⁴ IX	
E	BRSET7 ⁵ 3 DIR	BSET7 ⁴ 2 DIR	BIL ³ REL		MOV ⁵ DD	MOV ⁴ DIX+	MOV ⁴ IMD		MOV ⁴ IX+D	STOP ¹ INH	*	LDX ² IMM	LDX ³ DIR	LDX ⁴ EXT	LDX ⁴ IX2	LDX ⁵ SP2	LDX ³ IX1	LDX ⁴ SP1	LDX ² IX	
F	BRCLR7 ⁵ 3 DIR	BCLR7 ⁴ 2 DIR	BIH ³ REL	CLR ³ DIR	CLRA ¹ INH	CLR ¹ INH	CLR ³ IX1	CLR ⁴ SP1	CLR ² IX	WAIT ¹ INH	TXA ¹ INH	AIX ² IMM	STX ³ DIR	STX ⁴ EXT	STX ⁴ IX2	STX ⁵ SP2	STX ³ IX1	STX ⁴ SP1	STX ² IX	

INH Inherent
IMM Immediate
DIR Direct
EXT Extended
DD Direct-Direct
DIX+ Direct-Indexed
IX+D Prebyte for stack pointer Indexed Instructions

REL Relative
IX Indexed, No Offset
IX1 Indexed, 8-Bit Offset
IX2 Indexed, 16-Bit Offset
IMD Immediate-Direct
DIX+ Direct-Indexed

SP1 Stack Pointer, 8-Bit Offset
SP2 Stack Pointer, 16-Bit Offset
IX+ Indexed, No Offset with Post Increment
IX1+ Indexed, 1-Byte Offset with Post Increment

High Byte of Opcode in Hexadecimal

F

Low Byte of Opcode in Hexadecimal

0



SUB

IX

HC08 Cycles
Opcode Mnemonic
Number of Bytes / Addressing Mode

Section 4 —Addressing Modes

Table 4-11 Instruction Set Summary

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X ADC opr,SP ADC opr,SP	Add with Carry	$A \leftarrow (A) + (M) + (C)$	↑	↑	—	↑	↑	↑	IMM DIR EXT IX2 IX1 IX SP1 SP2	A9 B9 C9 D9 E9 F9 9EE9 9ED9	ii dd hh ll ff ff ff ff	2 3 4 4 3 2 4 5
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X ADD opr,SP ADD opr,SP	Add without Carry	$A \leftarrow (A) + (M)$	↑	↑	—	↑	↑	↑	IMM DIR EXT IX2 IX1 IX SP1 SP2	AB BB CB DB EB FB 9EEB 9EDB	ii dd hh ll ff ff ff ff	2 3 4 4 3 2 4 5
AIS #opr	Add Immediate Value (Signed) to Stack Pointer	$SPH:SP \leftarrow (SPH:SP) + (M)$	—	—	—	—	—	—	IMM	A7	ii	2
AIX #opr	Add Immediate Value (Signed) to Index Register H:X	$H:X \leftarrow (H:X) + (M)$	—	—	—	—	—	—	IMM	AF	ii	2
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X AND opr,SP AND opr,SP	Logical AND	$A \leftarrow (A) \wedge (M)$	0	—	—	↑	↑	—	IMM DIR EXT IX2 IX1 IX SP1 SP2	A4 B4 C4 D4 E4 F4 9EE4 9ED4	ii dd hh ll ff ff ff ff	2 3 4 4 3 2 4 5
ASL opr ASLA ASLX ASL opr,X ASL ,X ASL opr,SP	Arithmetic Shift Left (Same as LSL)		↑	—	—	↑	↑	↑	DIR INH INH IX1 IX SP1	38 48 58 68 78 9E68	dd ff ff ff ff ff	4 1 1 4 3 5
ASR opr ASRA ASRX ASR opr,X ASR opr,X ASR opr,SP	Arithmetic Shift Right		↑	—	—	↑	↑	↑	DIR INH INH IX1 IX SP1	37 47 57 67 77 9E67	dd ff ff ff ff ff	4 1 1 4 3 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + \$0002 + rel ? (C) = 0$	—	—	—	—	—	—	REL	24	rr	3
BCLR n, opr	Clear Bit n in Memory	$M_n \leftarrow 0$	—	—	—	—	—	—	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	11 13 15 17 19 1B 1D 1F	dd dd dd dd dd dd dd dd	4 4 4 4 4 4 4 4
BCS rel	Branch if Carry Bit Set (Same as BLO)	$PC \leftarrow (PC) + \$0002 + rel ? (C) = 1$	—	—	—	—	—	—	REL	25	rr	3
BEQ rel	Branch if Equal	$PC \leftarrow (PC) + \$0002 + rel ? (Z) = 1$	—	—	—	—	—	—	REL	27	rr	3
BGE opr	Branch if Greater Than or Equal To (Signed Operands)	$PC \leftarrow (PC) + \$0002 + rel ? (N \oplus V) = 0$	—	—	—	—	—	—	REL	90	rr	3
BGT opr	Branch if Greater Than (Signed Operands)	$PC \leftarrow (PC) + \$0002 + rel ? Z \wedge (N \oplus V) = 0$	—	—	—	—	—	—	REL	92	rr	3
BHCC rel	Branch if Half Carry Bit Clear	$PC \leftarrow (PC) + \$0002 + rel ? (H) = 0$	—	—	—	—	—	—	REL	28	rr	3

4

Section 4 — Addressing Modes

Table 4-11 Instruction Set Summary (Continued)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
BHCS <i>rel</i>	Branch if Half Carry Bit Set	$PC \leftarrow (PC) + \$0002 + rel ? (H) = 1$	-	-	-	-	-	-	REL	29	rr	3
BHI <i>rel</i>	Branch if Higher	$PC \leftarrow (PC) + \$0002 + rel ? (C) \wedge (Z) = 0$	-	-	-	-	-	-	REL	22	rr	3
BHS <i>rel</i>	Branch if Higher or Same (Same as BCC)	$PC \leftarrow (PC) + \$0002 + rel ? (C) = 0$	-	-	-	-	-	-	REL	24	rr	3
BIH <i>rel</i>	Branch if IRQ Pin High	$PC \leftarrow (PC) + \$0002 + rel ? IRQ = 1$	-	-	-	-	-	-	REL	2F	rr	3
BIL <i>rel</i>	Branch if IRQ Pin Low	$PC \leftarrow (PC) + \$0002 + rel ? IRQ = 0$	-	-	-	-	-	-	REL	2E	rr	3
BIT # <i>opr</i> BIT <i>opr</i> BIT <i>opr</i> ,X BIT <i>opr</i> ,X,X BIT <i>opr</i> ,X,X,X BIT <i>opr</i> ,SP BIT <i>opr</i> ,SP	Bit Test	$(A) \wedge (M)$	0	-	-	-	-	-	IMM DIR EXT IX2 IX1 IX SP1 SP2	A5 B5 C5 D5 E5 F5 9EE5 9ED5	ii dd hh ll ee ff ff ff ff ff	2 3 4 4 3 2 4 5
BLE <i>opr</i>	Branch if Less Than or Equal To (Signed Operands)	$PC \leftarrow (PC) + \$0002 + rel ? Z \vee (N \oplus V) = 1$	-	-	-	-	-	-	REL	93	rr	3
BLO <i>rel</i>	Branch if Lower (Same as BCS)	$PC \leftarrow (PC) + \$0002 + rel ? (C) = 1$	-	-	-	-	-	-	REL	25	rr	3
BLS <i>rel</i>	Branch if Lower or Same	$PC \leftarrow (PC) + \$0002 + rel ? [(C) \vee (Z)] = 1$	-	-	-	-	-	-	REL	23	rr	3
BLT <i>opr</i>	Branch if Less Than (Signed Operands)	$PC \leftarrow (PC) + \$0002 + rel ? (N \oplus V) = 1$	-	-	-	-	-	-	REL	91	rr	3
BMC <i>rel</i>	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + \$0002 + rel ? (I) = 0$	-	-	-	-	-	-	REL	2C	rr	3
BMI <i>rel</i>	Branch if Minus	$PC \leftarrow (PC) + \$0002 + rel ? (N) = 1$	-	-	-	-	-	-	REL	2B	rr	3
BMS <i>rel</i>	Branch if Interrupt Mask Set	$PC \leftarrow (PC) + \$0002 + rel ? (I) = 1$	-	-	-	-	-	-	REL	2D	rr	3
BNE <i>rel</i>	Branch if Not Equal	$PC \leftarrow (PC) + \$0002 + rel ? (Z) = 0$	-	-	-	-	-	-	REL	26	rr	3
BPL <i>rel</i>	Branch if Plus	$PC \leftarrow (PC) + \$0002 + rel ? (N) = 0$	-	-	-	-	-	-	REL	2A	rr	3
BRA <i>rel</i>	Branch Always	$PC \leftarrow (PC) + \$0002 + rel$	-	-	-	-	-	-	REL	20	rr	3
BRCLR <i>n, opr, rel</i>	Branch if Bit <i>n</i> in Memory Clear	$PC \leftarrow (PC) + \$0003 + rel ? Mn = 0$	-	-	-	-	-	-	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	01 03 05 07 09 0B 0D 0F	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BRN <i>rel</i>	Branch Never	$PC \leftarrow (PC) + \$0002$	-	-	-	-	-	-	REL	21	rr	3
BRSET <i>n, opr, rel</i>	Branch if Bit <i>n</i> in Memory Set	$PC \leftarrow (PC) + \$0003 + rel ? Mn = 1$	-	-	-	-	-	-	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	00 02 04 06 08 0A 0C 0E	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5

4

Section 4 —Addressing Modes



Table 4-11 Instruction Set Summary (Continued)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles	
			V	H	I	N	Z	C					
BSET <i>n, opr</i>	Set Bit <i>n</i> in Memory	$M_n \leftarrow 1$	-	-	-	-	-	-	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	10 12 14 16 18 1A 1C 1E	dd dd dd dd dd dd dd dd	4 4 4 4 4 4 4 4	
BSR <i>rel</i>	Branch to Subroutine	$PC \leftarrow (PC) + 2$; push (PCL) $SP \leftarrow (SP) - 1$; push (PCH) $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$	-	-	-	-	-	-	REL	AD	rr	4	
CBEQ <i>opr,rel</i> CBEQA <i>#opr,rel</i> CBEQX <i>#opr,rel</i> CBEQ <i>opr,X+,rel</i> CBEQ <i>X+,rel</i> CBEQ <i>opr,SP,rel</i>	Compare and Branch if Equal	$PC \leftarrow (PC) + \$0003 + rel ? (A) - (M) = \00 $PC \leftarrow (PC) + \$0003 + rel ? (A) - (M) = \00 $PC \leftarrow (PC) + \$0003 + rel ? (X) - (M) = \00 $PC \leftarrow (PC) + \$0003 + rel ? (A) - (M) = \00 $PC \leftarrow (PC) + \$0003 + rel ? (A) - (M) = \00 $PC \leftarrow (PC) + \$0002 + rel ? (A) - (M) = \00 $PC \leftarrow (PC) + \$0004 + rel ? (A) - (M) = \00	-	-	-	-	-	-	DIR IMM IMM IX1+ IX+ SP1	31 41 51 61 71 9E61	dd ii ii ff ff ff	rr rr rr rr rr rr	5 4 4 5 4 6
CLC	Clear Carry Bit	$C \leftarrow 0$	-	-	-	-	-	0	INH	98			1
CLI	Clear Interrupt Mask Bit	$I \leftarrow 0$	-	-	0	-	-	-	INH	9A			2
CLR <i>opr</i> CLRA CLR X CLR X CLR <i>opr,X</i> CLR <i>,X</i> CLR <i>opr,SP</i>	Clear	$M \leftarrow \$00$ $A \leftarrow \$00$ $X \leftarrow \$00$ $H \leftarrow \$00$ $M \leftarrow \$00$ $M \leftarrow \$00$ $M \leftarrow \$00$	0	-	-	0	1	-	DIR INH INH INH IX1 IX SP1	3F 4F 5F 8C 6F 7F 9E6F	dd		3 1 1 1 3 2 4
CMP <i>#opr</i> CMP <i>opr</i> CMP <i>opr</i> CMP <i>opr,X</i> CMP <i>opr,X</i> CMP <i>,X</i> CMP <i>opr,SP</i> CMP <i>opr,SP</i>	Compare Accumulator with Memory	$(A) - (M)$	†	-	-	†	†	†	IMM DIR EXT IX2 IX1 IX SP1 SP2	A1 B1 C1 D1 E1 F1 9EE1 9ED1	ii dd hh ee ff ff ff ee	ff ff ff ff	2 3 4 4 3 2 4 5
COM <i>opr</i> COMA COMX COM <i>opr,X</i> COM <i>,X</i> COM <i>opr,SP</i>	Complement (One's Complement)	$M \leftarrow (M) = \$FF - (M)$ $A \leftarrow (A) = \$FF - (M)$ $X \leftarrow (X) = \$FF - (M)$ $M \leftarrow (M) = \$FF - (M)$ $M \leftarrow (M) = \$FF - (M)$ $M \leftarrow (M) = \$FF - (M)$	0	-	-	†	†	1	DIR INH INH IX1 IX SP1	33 43 53 63 73 9E63	dd		4 1 1 4 3 5
CPHX <i>#opr</i> CPHX <i>opr</i>	Compare Index Register H:X with Memory	$(H:X) - (M:M + 1)$	†	-	-	†	†	†	IMM DIR	65 75	ii ii+1 dd		3 4
CPX <i>#opr</i> CPX <i>opr</i> CPX <i>opr</i> CPX <i>,X</i> CPX <i>opr,X</i> CPX <i>opr,X</i> CPX <i>opr,SP</i> CPX <i>opr,SP</i>	Compare Index Register X with Memory	$(X) - (M)$	†	-	-	†	†	†	IMM DIR EXT IX2 IX1 IX SP1 SP2	A3 B3 C3 D3 E3 F3 9EE3 9ED3	ii dd hh D3 ff ff ff ee	ff ff ff	2 3 4 4 3 2 4 5
DAA	Decimal Adjust Accumulator	$(A)_{10}$	U	-	-	†	†	†	INH	72			2
DBNZ <i>opr,rel</i> DBNZ <i>rel</i> DBNZX <i>rel</i> DBNZ <i>opr,X,rel</i> DBNZ <i>X,rel</i> DBNZ <i>opr,SP,rel</i>	Decrement and Branch if Not Zero	$A \leftarrow (A) - \$01$ or $M \leftarrow (M) - \$01$ or $X \leftarrow (X) - \$01$ $PC \leftarrow (PC) + \$0003 + rel$ if (result) $\neq 0$ for DBNZ direct, IX1 $PC \leftarrow (PC) + \$0002 + rel$ if (result) $\neq 0$ for DBNZ, DBNZX, or IX $PC \leftarrow (PC) + \$0004 + rel$ if (result) $\neq 0$ for DBNZ SP1	-	-	-	-	-	-	DIR INH INH IX1 IX SP1	3B 4B 5B 6B 7B 9E6B	dd rr rr ff ff ff	rr rr rr rr rr rr	5 3 3 5 4 6

4

Section 4 — Addressing Modes



Table 4-11 Instruction Set Summary (Continued)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
DEC <i>opr</i> DECA DECX DEC <i>opr</i> ,X DEC ,X DEC <i>opr</i> ,SP	Decrement	$M \leftarrow (M) - 1$ $A \leftarrow (A) - 1$ $X \leftarrow (X) - 1$ $M \leftarrow (M) - 1$ $M \leftarrow (M) - 1$ $M \leftarrow (M) - 1$	†	-	-	†	†	-	DIR INH INH IX1 IX SP1	3A 4A 5A 6A 7A 9E6A	dd ff ff	4 1 1 4 3 5
DIV	Divide	$A \leftarrow (H:A)/X$ H ← Remainder	-	-	-	-	†	†	INH	52		7
EOR # <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> ,X EOR <i>opr</i> ,X EOR ,X EOR <i>opr</i> ,SP EOR <i>opr</i> ,SP	Exclusive OR Memory with Accumulator	$A \leftarrow (A) \oplus (M)$	0	-	-	†	†	-	IMM DIR EXT IX2 IX1 IX SP1 SP2	A8 B8 C8 D8 E8 F8 9EE8 9ED8	ii dd hh ll ee ff ff ff ff ee	2 3 4 4 3 2 4 5
INC <i>opr</i> INCA INCX INC ,X INC <i>opr</i> ,X INC <i>opr</i> ,SP	Increment	$M \leftarrow (M) + 1$ $A \leftarrow (A) + 1$ $X \leftarrow (X) + 1$ $M \leftarrow (M) + 1$ $M \leftarrow (M) + 1$ $M \leftarrow (M) + 1$	†	-	-	†	†	-	DIR INH INH IX1 IX SP1	3C 4C 5C 6C 7C 9E6C	dd ff ff	4 1 1 4 3 5
JMP <i>opr</i> JMP <i>opr</i> JMP <i>opr</i> ,X JMP <i>opr</i> ,X JMP ,X	Jump	PC ← Jump Address	-	-	-	-	-	-	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh ll ee ff ff	2 3 4 3 2
JSR <i>opr</i> JSR <i>opr</i> JSR <i>opr</i> ,X JSR <i>opr</i> ,X JSR ,X	Jump to Subroutine	PC ← (PC) + <i>n</i> (<i>n</i> = 1, 2, or 3) Push (PCL); SP ← (SP) - 1 Push (PCH); SP ← (SP) - 1 PC ← Unconditional Address	-	-	-	-	-	-	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh ll ee ff ff	4 5 6 5 4
LDA # <i>opr</i> LDA <i>opr</i> LDA <i>opr</i> LDA <i>opr</i> ,X LDA <i>opr</i> ,X LDA ,X LDA <i>opr</i> ,SP LDA <i>opr</i> ,SP	Load Accumulator from Memory	$A \leftarrow (M)$	0	-	-	†	†	-	IMM DIR EXT IX2 IX1 IX SP1 SP2	A6 B6 C6 D6 E6 F6 9EE6 9ED6	ii dd hh ll ee ff ff ff ee	2 3 4 4 3 2 4 5
LDHX # <i>opr</i> LDHX <i>opr</i>	Load Index Register H:X from Memory	$H:X \leftarrow (M:M + 1)$	0	-	-	†	†	-	IMM DIR	45 55	ii jj dd	3 4
LDX # <i>opr</i> LDX <i>opr</i> LDX <i>opr</i> LDX <i>opr</i> ,X LDX <i>opr</i> ,X LDX ,X LDX <i>opr</i> ,SP LDX <i>opr</i> ,SP	Load Index Register X from Memory	$X \leftarrow (M)$	0	-	-	†	†	-	IMM DIR EXT IX2 IX1 IX SP1 SP2	AE BE CE DE EE FE 9EEE 9EDE	ii dd hh ll ee ff ff ff ee	2 3 4 4 3 2 4 5
LSL <i>opr</i> LSLA LSLX LSL <i>opr</i> ,X LSL ,X LSL <i>opr</i> ,SP	Logical Shift Left (Same as ASL)		†	-	-	†	†	†	DIR INH INH IX1 IX SP1	38 48 58 68 78 9E68	dd ff	4 1 1 4 3 5
LSR <i>opr</i> LSRX LSRA LSR <i>opr</i> ,X LSR ,X LSR <i>opr</i> ,SP	Logical Shift Right		†	-	-	0	†	†	DIR INH INH IX1 IX SP1	34 44 54 64 74 9E64	dd ff	4 1 1 4 3 5

4

Section 4—Addressing Modes

Table 4-11 Instruction Set Summary (Continued)

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
MOV <i>opr,opr</i> MOV <i>opr,X+</i> MOV <i>#opr,opr</i> MOV <i>X+,opr</i>	Move	$(M)_{\text{destination}} \leftarrow (M)_{\text{source}}$ $H:X \leftarrow (H:X) + 1$ in IX+ modes	0	-	-	↑	↑	-	DD DIX+ IMD IX+D	4E 5E 6E 7E	dd dd dd ii dd dd	5 4 4 4
MUL	Unsigned multiply	$X : A \leftarrow (X) \times (A)$	-	0	-	-	-	0	INH	42		5
NEG <i>opr</i> NEGA NEGX NEG <i>opr,X</i> NEG <i>,X</i> NEG <i>opr,SP</i>	Negate (Two's Complement)	$M \leftarrow -(M) = \$00 - (M)$ $A \leftarrow -(A) = \$00 - (A)$ $X \leftarrow -(X) = \$00 - (X)$ $M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$	↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	30 40 50 60 70 9E60	dd hh ll ff ff	4 1 1 4 3 5
NOP	No Operation	None	-	-	-	-	-	-	INH	9D		1
NSA	Nibble Swap Accumulator	$A \leftarrow (A[3:0]:A[7:4])$	-	-	-	-	-	-	INH	62		3
ORA <i>#opr</i> ORA <i>opr</i> ORA <i>opr</i> ORA <i>opr,X</i> ORA <i>opr,X</i> ORA <i>,X</i> ORA <i>opr,SP</i> ORA <i>opr,SP</i>	Inclusive OR Accumulator and Memory	$A \leftarrow (A) + (M)$	0	-	-	↑	↑	-	IMM DIR EXT IX2 IX1 IX SP1 SP2	AA BA CA DA EA FA 9EEA 9EDA	ii dd dd hh ll ee ff ff ff ff	2 3 4 4 3 2 4 5
PSHA	Push Accumulator onto Stack	Push (A); $SP \leftarrow (SP - \$01)$	-	-	-	-	-	-	INH	87		2
PSHH	Push Index Register H onto Stack	Push (H); $SP \leftarrow (SP - \$01)$	-	-	-	-	-	-	INH	8B		2
PSHX	Push Index Register X onto Stack	Push (X); $SP \leftarrow (SP - \$01)$	-	-	-	-	-	-	INH	89		2
PULA	Pull Accumulator from Stack	$SP \leftarrow (SP + \$01)$; Pull (A);	-	-	-	-	-	-	INH	86		2
PULH	Pull Index Register H from Stack	$SP \leftarrow (SP + \$01)$; Pull (H)	-	-	-	-	-	-	INH	8A		2
PULX	Pull Index Register X from Stack	$SP \leftarrow (SP + \$01)$; Pull (X)	-	-	-	-	-	-	INH	88		2
ROL <i>opr</i> ROLA ROLX ROL <i>opr,X</i> ROL <i>,X</i> ROL <i>opr,SP</i>	Rotate Left through Carry		↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	39 49 59 69 79 9E69	dd ff ff	4 1 1 4 3 5
ROR <i>opr</i> RORA RORX ROR <i>opr,X</i> ROR <i>,X</i> ROR <i>opr,SP</i>	Rotate Right through Carry		↑	-	-	↑	↑	↑	DIR INH INH IX1 IX SP1	36 46 56 66 76 9E66	dd ff ff	4 1 1 4 3 5
RSP	Reset Stack Pointer	$SP \leftarrow \$FF$	-	-	-	-	-	-	INH	9C		1
RTI	Return from Interrupt	$SP \leftarrow (SP) + 1$; Pull (CCR) $SP \leftarrow (SP) + 1$; Pull (A) $SP \leftarrow (SP) + 1$; Pull (X) $SP \leftarrow (SP) + 1$; Pull (PCH) $SP \leftarrow (SP) + 1$; Pull (PCL)	↑	↑	↑	↑	↑	↑	INH	80		7
RTS	Return from Subroutine	$SP \leftarrow SP + \$0001$; Pull (PCH) $SP \leftarrow SP + \$0001$; Pull (PCL)	-	-	-	-	-	-	INH	81		4

4

Section 4 — Addressing Modes

Table 4-11 Instruction Set Summary (Concluded)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z				
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC X SBC opr,SP SBC opr,SP	Subtract with Carry	$A \leftarrow (A) - (M) - (C)$	†	-	-	†	†	IMM DIR EXT IX2 IX1 IX SP1 SP2	A2 B2 C2 D2 E2 F2 9EE2 9ED2	ii dd hh ll ee ff ff ff ff ee	2 3 4 4 3 2 4 5
SEC	Set Carry Bit	$C \leftarrow 1$	-	-	-	-	1	INH	99		1
SEI	Set Interrupt Mask Bit	$I \leftarrow 1$	-	-	1	-	-	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA X STA opr,SP STA opr,SP	Store Accumulator in Memory	$M \leftarrow (A)$	0	-	-	†	†	DIR EXT IX2 IX1 IX SP1 SP2	B7 C7 D7 E7 F7 9EE7 9ED7	dd hh ll ee ff ff ff ff ee	3 4 4 3 2 4 5
STHX opr	Store Index Reg. H:X	$(M:M + 1) \leftarrow (H:X)$	0	-	-	†	†	DIR	35	dd	4
STOP	Enable IRQ pin; Stop Osc.	I bit \leftarrow Stop Oscillator	-	-	0	-	-	INH	8E		1
STX opr STX opr STX opr,X STX opr,X STX X STX opr,SP STX opr,SP	Store Index Register X in Memory	$M \leftarrow (X)$	0	-	-	†	†	DIR EXT IX2 IX1 IX SP1 SP2	BF CF DF EF FF 9EEF 9EDF	dd hh ll ee ff ff ff ff ee	3 4 4 3 2 4 5
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB X SUB opr,SP SUB opr,SP	Subtract	$A \leftarrow (A) - (M)$	†	-	-	†	†	IMM DIR EXT IX2 IX1 IX SP1 SP2	A0 B0 C0 D0 E0 F0 9EE0 9ED0	ii dd hh ll ee ff ff ff ee	2 3 4 4 3 2 4 5
SWI	Software Interrupt	PC \leftarrow (PC) + 1; Push (PCL) SP \leftarrow (SP) - 1; Push (PCH) SP \leftarrow (SP) - 1; Push (X) SP \leftarrow (SP) - 1; Push (A) SP \leftarrow (SP) - 1; Push (CCR) SP \leftarrow (SP) - 1; I \leftarrow 1 PCH \leftarrow Interrupt Vector High Byte PCL \leftarrow Interrupt Vector Low Byte	-	-	1	-	-	INH	83		9
TAP	Transfer Accumulator to CCR	$CCR \leftarrow (A)$	†	†	†	†	†	INH	84		2
TAX	Transfer Accumulator to Index Register X	$X \leftarrow (A)$	-	-	-	-	-	INH	97		1
TPA	Transfer CCR to Accumulator	$A \leftarrow (CCR)$	-	-	-	-	-	INH	85		1
TST opr TSTA TSTX TST opr,X TST X TST opr,SP	Test for Negative or Zero	(A) - \$00 (X) - \$00 (M) - \$00	0	-	-	†	-	DIR INH INH IX1 IX SP1	3D 4D 5D 6D 7D 9E6D	dd ff ff	3 1 1 3 2 4
TSX	Transfer SP to Index Reg.	$H:X \leftarrow (SPH:SP) + \0001	-	-	-	-	-	INH	95		2
TXA	Transfer Index Register X to Accumulator	$A \leftarrow (X)$	-	-	-	-	-	INH	9F		1
TXS	Transfer Index Reg. to SP	$SPH:SP \leftarrow (H:X) - \0001	-	-	-	-	-	INH	94		2
WAIT	Enable Interrupts; Stop Processor	I bit \leftarrow 0	-	-	0	-	-	INH	8F		1

4

Section 4 —Addressing Modes

SECTION 5: INSTRUCTION SET

5.1 Introduction

This section contains complete detailed information for all M68HC08 Family instructions. The instructions are arranged in alphabetical order with the instruction mnemonic set in larger type for easy reference.

5.2 Nomenclature

The nomenclature listed below is used in the instruction descriptions throughout this section.

a) Operators

- () = Contents of register or memory location shown inside parentheses
- ← = Is loaded with (read: “gets”)
- ↑ = Is pulled from stack
- ↓ = Is pushed onto stack
- ^ = Boolean AND
- ∨ = Boolean OR
- ⊕ = Boolean exclusive-OR
- × = Multiply
- ÷ = Divide
- :
- +
- = Negate (two's complement)

Section 5 — Instruction Set

b) CPU Registers

- A = Accumulator
- CCR = Condition code register
- H = Index register, higher order (most significant) 8 bits
- X = Index register, lower order (least significant) 8 bits
- PC = Program counter
- PCH = Program counter, higher order (most significant) 8 bits
- PCL = Program counter, lower order (least significant) 8 bits
- SP = Stack pointer

c) Memory and Addressing

- M = A memory location or absolute data, depending on addressing mode
- rel* = Relative offset (i.e., the two's complement number stored in the last byte of machine code corresponding to a branch instruction)

5

d) Condition Code Register (CCR) Bits

- V = Two's complement overflow indicator
- H = Half carry, bit 4
- I = Interrupt mask, bit 3
- N = Negative indicator, bit 2
- Z = Zero indicator, bit 1
- C = Carry/borrow, bit 0 (carry out of bit 7)

e) Bit status BEFORE execution of an instruction ($n = 7, 6, 5, \dots 0$)

For two-byte operations such as LDHX, STHX, and CPHX, $n = 15$ refers to bit 15 of the two-byte word, or bit 7 of the most significant (first) byte.

M_n = Bit n of memory location used in operation

A_n = Bit n of accumulator

H_n = Bit n of index register H

X_n = Bit n of index register X

f) Bit status AFTER execution of an instruction

For two-byte operations such as LDHX, STHX, and CPHX, $n = 15$ refers to bit 15 of the two-byte word, or bit 7 of the most significant (first) byte.

R_n = Bit n of the result of operation ($n = 7, 6, 5, \dots 0$)

g) CCR activity figure notation

– = Bit not affected

0 = Bit forced to zero

1 = Bit forced to one

↑ = Bit set or cleared according to results of operation

Section 5 — Instruction Set

h) Machine coding notation

dd	=	Low-order 8 bits of a direct address \$0000–\$00FF (high byte assumed to be \$00)
ee	=	Upper 8 bits of 16-bit offset
ff	=	Lower 8 bits of 16-bit offset or 8-bit offset
ii	=	One byte of immediate data
hh	=	High-order byte of 16-bit extended address
ll	=	Low-order byte of 16-bit extended address
rr	=	Relative offset

i) Source form notation

<i>opr</i>	=	Operand (one or two bytes depending on address mode)
<i>rel</i>	=	Relative offset used in branch and bit manipulation instructions

5

j) Address modes

INH	=	Inherent (no operands)
IMM	=	8-bit immediate
DIR	=	8-bit direct
EXT	=	16-bit extended
IX	=	16-bit indexed no offset
IX+	=	16-bit indexed no offset, post increment
IX1	=	16-bit indexed with 8-bit offset
IX1+	=	16-bit indexed with 8-bit offset, post increment
IX2	=	16-bit indexed with 16-bit offset
REL	=	8-bit relative offset
DD	=	Direct source to direct destination
IMD	=	Immediate to direct
IX+D	=	16-bit indexed, post increment source to direct destination
DIX+	=	Direct source to 16-bit indexed, post increment destination
SP1	=	Stack pointer with 8-bit offset
SP2	=	Stack pointer with 16-bit offset

5.3 Convention Definition

Set refers specifically to establishing logic level one on a bit or bits.

Cleared refers specifically to establishing logic level zero on a bit or bits.

A **specific bit** is referred to by mnemonic and bit number. A7 is bit 7 of accumulator A. A **range of bits** is referred to by mnemonic and the bit numbers that define the range. A [7:4] are bits 7 to 4 of accumulator A.

Parentheses indicate the contents of a register or memory location, rather than the register or memory location itself. (A) is the contents of accumulator A.

LSB means least significant bit or bits.

MSB means most significant bit or bits. References to high and low bytes are spelled out.

5.4 Instruction Set Summary Listing

The following pages summarize each instruction, including operation and description, condition codes and Boolean formulae, and a table with source forms, addressing modes, machine code, and cycles.

Source	Form	Mode	Machine Code	Operation
ADC 00H	00H	00H	00H	ADD
ADC 01H	01H	01H	01H	ADD
ADC 02H	02H	02H	02H	ADD
ADC 03H	03H	03H	03H	ADD
ADC 04H	04H	04H	04H	ADD
ADC 05H	05H	05H	05H	ADD
ADC 06H	06H	06H	06H	ADD
ADC 07H	07H	07H	07H	ADD
ADC 08H	08H	08H	08H	ADD
ADC 09H	09H	09H	09H	ADD
ADC 0AH	0AH	0AH	0AH	ADD
ADC 0BH	0BH	0BH	0BH	ADD
ADC 0CH	0CH	0CH	0CH	ADD
ADC 0DH	0DH	0DH	0DH	ADD
ADC 0EH	0EH	0EH	0EH	ADD
ADC 0FH	0FH	0FH	0FH	ADD

ADC

Add with Carry

ADC

Operation: $A \leftarrow (A) + (M) + (C)$

Description: Adds the contents of the C bit to the sum of the contents of A and M and places the result in A.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
↑	1	1	↑	—	↑	↑	↑

- V: $A7 \wedge M7 \wedge R7 \vee \overline{A7} \wedge \overline{M7} \wedge R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise.
- H: $A3 \wedge M3 \vee M3 \wedge \overline{R3} \vee \overline{R3} \wedge A3$
Set if there was a carry from bit 3; cleared otherwise.
- N: R7
Set if MSB of result is one; cleared otherwise.
- Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if result is \$00; cleared otherwise.
- C: $A7 \wedge M7 \vee M7 \wedge R7 \vee R7 \wedge A7$
Set if there was a carry from the MSB of the result; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
ADC #opr	IMM	A9	ii	2
ADC opr	DIR	B9	dd	3
ADC opr	EXT	C9	hh ll	4
ADC ,X	IX	F9		2
ADC opr,X	IX1	E9	ff	3
ADC opr,X	IX2	D9	ee ff	4
ADC opr,SP	SP1	9EE9	ff	4
ADC opr,SP	SP2	9ED9	ee ff	5

ADD

Add without Carry

ADD

Operation: $A \leftarrow (A) + (M)$

Description: Adds the contents of M to the contents of A and places the result in A.

Condition Codes and Boolean Formulae:

V		H	I	N	Z	C
↑	1	1	↑	—	↑	↑

V: $A7 \wedge M7 \wedge R7 \vee A7 \wedge M7 \wedge R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

H: $A3 \wedge M3 \vee M3 \wedge R3 \vee R3 \wedge A3$
Set if there was a carry from bit 3; cleared otherwise.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: $A7 \wedge M7 \vee M7 \wedge R7 \vee R7 \wedge A7$
Set if there was a carry from the MSB of the result; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
ADD #opr	IMM	AB	ii	2
ADD opr	DIR	BB	dd	3
ADD opr	EXT	CB	hh ll	4
ADD ,X	IX	FB		2
ADD opr,X	IX1	EB	ff	3
ADD opr,X	IX2	DB	ee ff	4
ADD opr,SP	SP1	9EEB	ff	4
ADD opr,SP	SP2	9EDB	ee ff	5

AIS Add Immediate Value (Signed) to Stack Pointer **AIS**

Operation: SPH:SP ← (SPH:SP) + (M)

Description: Adds the immediate operand to the stack pointer SPH:SP. The immediate value is an 8-bit two's complement signed operand. The AIS instruction can be used to create and remove a stack frame buffer that is used to store temporary variables.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
AIS #opr	IMM	A7	ii	2

5

Source Forms	Addr Mode	Machine Code	HC08 Cycles
ADD #opr	IMM	A7 ii	2
ADD opr	DIR	B0 di	2
ADD opr	EXT	C8 di	4
ADD X	W	F8	2
ADD oprX	IXT	B8 i	3
ADD oprX	IXS	D8 di	4
ADD oprSP	SP1	82	4
ADD oprSP	SP2	83	4

AIX Add Immediate Value (Signed) to Index Register H:X **AIX**

Operation: $H:X \leftarrow (H:X) + (M)$

Description: Adds an immediate operand to the 16-bit index register formed by the concatenation of the H and X registers. The immediate operand is an 8-bit two's complement signed offset.

Condition Codes and Boolean Formulae: None affected.

				V	N	I	H	I	N	Z	C
—	—	—	—	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
AIX #opr	IMM	AF	ii	2

5

HC08 Cycles	Machine Code		Addr Mode	Source Forms
	Opcode	Operand(s)		
2	A4	i	IMM	AND #opr
2	B4	dd	DIR	AND opr
4	C4	dd	EXT	AND opr
2	F4		IX	AND X
2	E4	ii	DI	AND opX
4	D4	dd	DS	AND opX
4	9E	ii	BT	AND opSP
2	9C	ii	BP	AND opSP

AND Logical AND AND

Operation: $A \leftarrow (A) \wedge (M)$

Description: Performs the logical AND between the contents of A and the contents of M and places the result in A. (Each bit of A after the operation will be the logical AND of the corresponding bits of M and of A before the operation.)

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
0	1	1	—	—	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

5


Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
AND #opr	IMM	A4	ii	2
AND opr	DIR	B4	dd	3
AND opr	EXT	C4	hh ll	4
AND ,X	IX	F4		2
AND opr,X	IX1	E4	ff	3
AND opr,X	IX2	D4	ee ff	4
AND opr,SP	SP1	9EE4	ff	4
AND opr,SP	SP2	9ED4	ee ff	5

ASL

Arithmetic Shift Left
(Same as LSL)

ASL

Operation: 

Description: Shifts all bits of the A, X, or M one place to the left. Bit 0 is loaded with a zero. The C bit in the CCR is loaded from the most significant bit of A, X, or M.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
↑	1	1	—	—	↑

V: $N \oplus C = [N \wedge \bar{C}] \vee [\bar{N} \wedge C]$
Set if (N is set and C is clear) or (N is clear and C is set); cleared otherwise for values of N and C after the shift.

N: R7
Set if MSB of result is one; cleared otherwise.


Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: b7
Set if, before the shift, the MSB of A, X, or M was set; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
ASLA	INH (A)	48		1
ASLX	INH (X)	58		1
ASL <i>opr</i>	DIR	38	dd	4
ASL ,X	IX	78		3
ASL <i>opr</i> ,X	IX1	68	ff	4
ASL <i>opr</i> ,SP	SP1	9E68	ff	5

ASR**Arithmetic Shift Right****ASR****Operation:****Description:**

Shifts all bits of A, X, or M one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C bit of the CCR. This operation effectively divides a two's complement value by two without changing its sign. The carry bit can be used to round the result.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
↑	1	1	—	—	↑

V: $N \oplus C = [N \wedge \bar{C}] \vee [\bar{N} \wedge C]$

Set if (N is set and C is clear) or (N is clear and C is set); cleared otherwise for values of N and C after the shift.

N: R7

Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$

Set if the result is \$00; cleared otherwise.

C: b0

Set if, before the shift, the LSB of A, X, or M was set; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
ASRA	INH (A)	47		1
ASRX	INH (X)	57		1
ASR <i>opr</i>	DIR	37	dd	4
ASR <i>,X</i>	IX	77		3
ASR <i>opr,X</i>	IX1	67	ff	4
ASR <i>opr,SP</i>	SP1	9E67	ff	5

BCC **Branch if Carry Bit Clear**
(Same as BHS)

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (C) = 0

Description: Tests state of C bit in CCR and causes a branch if C is clear. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V				H		I		N		Z		C
—	1	1	—	—	—	—	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcod	Operand(s)	
BCC	rel	24	rr	3

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcod	Test	Mnemonic	Opcod	
r>m	$Z \wedge (N \oplus V) = 0$	BGT	92	r≤m	BLE	93	Signed
r≥m	$(N \oplus V) = 0$	BGE	90	r<m	BLT	91	Signed
r=m	$Z = 1$	BEQ	27	r≠m	BNE	26	Signed
r≤m	$Z \vee (N \oplus V) = 1$	BLE	93	r>m	BGT	92	Signed
r<m	$(N \oplus V) = 1$	BLT	91	r≥m	BGE	90	Signed
r>m	$C \vee Z = 0$	BHI	22	r≤m	BLS	23	Unsigned
r≥m	$C = 0$	BHS/BCC	24	r<m	BLO/BCS	25	Unsigned
r=m	$Z = 1$	BEQ	27	r≠m	BNE	26	Unsigned
r≤m	$C \vee Z = 1$	BLS	23	r>m	BHI	22	Unsigned
r<m	$C = 1$	BLO/BCS	25	r≥m	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
r=0	$Z = 1$	BEQ	27	r≠0	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	H=0	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

BCLR nClear Bit *n* in Memory**BCLR n****Operation:** $M_n \leftarrow 0$

Description: Clear bit *n* ($n = 7, 6, 5, \dots, 0$) in location *M*. All other bits in *M* are unaffected. *M* can be any RAM or I/O register address in the \$0000 to \$00FF area of memory (i.e., direct addressing mode is used to specify the address of the operand).

Condition Codes and Boolean Formulae: None affected.

V	—	—	H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:**5**

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BCLR 0, <i>opr</i>	DIR b0	11	dd	4
BCLR 1, <i>opr</i>	DIR b1	13	dd	4
BCLR 2, <i>opr</i>	DIR b2	15	dd	4
BCLR 3, <i>opr</i>	DIR b3	17	dd	4
BCLR 4, <i>opr</i>	DIR b4	19	dd	4
BCLR 5, <i>opr</i>	DIR b5	1B	dd	4
BCLR 6, <i>opr</i>	DIR b6	1D	dd	4
BCLR 7, <i>opr</i>	DIR b7	1F	dd	4

BCS**Branch if Carry Bit Set****BCS**

(Same as BLO)

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (C) = 1**Description:** Tests the state of the C bit in the CCR and causes a branch if C is set. (See BRA instruction for further details of the execution of the branch.)**Condition Codes and Boolean Formulae:** None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BCS <i>rel</i>	REL	25	rr	3

The following is a summary of all branch instruction.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

 r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BEQ**Branch if Equal****BEQ**

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(Z) = 1$

Description: Tests the state of the Z bit in the CCR and causes a branch if Z is set. After a CMP or SUB instruction, BEQ will cause a branch if the arguments were equal. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BEQ <i>rel</i>	REL	27	<i>rr</i>	3

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BGE

Branch if Greater Than or Equal To
(Signed Operands)

BGE

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(N \oplus V) = 0$
i.e., if $(A) \geq (M)$ (two's complement signed numbers)

Description: If the BGE instruction is executed immediately after execution of any compare or subtract instruction, the branch occurs if and only if the two's complement number represented by appropriate internal register (A, X, or H:X) was greater than or equal to the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

	V			H	I	N	Z	C
	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BGE <i>opr</i>	REL	90	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

BGT

Branch if Greater Than

BGT

(Signed Operands)

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $Z \wedge (N \oplus V) = 0$
 i.e., if $(A) > (M)$ (two's complement signed numbers)

Description: If the BGT instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was greater than the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

V	N	I	H	I	N	Z	C
—	—	1	1	—	—	—	—

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Cycles	Source Forms	Addr Mode	Machine Code		HC08 Cycles
			Opcode	Operand(s)	
3	BGT <i>opr</i>	REL	92	rr	3

The following is a summary of all branch instructions.

Type	Branch				Complementary Branch			Type
	Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
Signed	$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
Signed	$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
Signed	$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
Signed	$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
Signed	$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
Unsigned	$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
Unsigned	$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
Unsigned	$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
Unsigned	$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
Unsigned	$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Simple	Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
Simple	$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Simple	Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
Simple	I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
Simple	H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
Simple	IRQ High	—	BIH	2F	—	BIL	2E	Simple
Uncond	Always	—	BRA	20	Never	BRN	21	Uncond

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

BHCC

Branch if Half Carry Bit Clear

BHCC

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (H) = 0

Description: Tests the state of the H bit in the CCR and causes a branch if H is clear. This instruction is used in algorithms involving BCD numbers. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

	V			H	I	N	Z	C
	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BHCC <i>rel</i>	REL	28	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

BHCS

Branch if Half Carry Bit Set

BHCS

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (H) = 1

Description: Tests the state of the H bit in the CCR and causes a branch if H is set. This instruction is used in algorithms involving BCD numbers. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BHCS <i>rel</i>	REL	29	rr	3

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
r>m	$Z \wedge (N \oplus V) = 0$	BGT	92	r≤m	BLE	93	Signed
r≥m	$(N \oplus V) = 0$	BGE	90	r<m	BLT	91	Signed
r=m	Z=1	BEQ	27	r≠m	BNE	26	Signed
r≤m	$Z \vee (N \oplus V) = 1$	BLE	93	r>m	BGT	92	Signed
r<m	$(N \oplus V) = 1$	BLT	91	r≥m	BGE	90	Signed
r>m	$C \vee Z = 0$	BHI	22	r≤m	BLS	23	Unsigned
r≥m	C=0	BHS/BCC	24	r<m	BLO/BCS	25	Unsigned
r=m	Z=1	BEQ	27	r≠m	BNE	26	Unsigned
r≤m	$C \vee Z = 1$	BLS	23	r>m	BHI	22	Unsigned
r<m	C=1	BLO/BCS	25	r≥m	BHS/BCC	24	Unsigned
Carry	C=1	BCS	25	No Carry	BCC	24	Simple
r=0	Z=1	BEQ	27	r≠0	BNE	26	Simple
Negative	N=1	BMI	2B	Plus	BPL	2A	Simple
I Mask	I=1	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	H=1	BHCS	29	H=0	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

5

BHI

Branch if Higher

BHI

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(C) \wedge (Z) = 0$
i.e., if $(A) > (M)$ (unsigned binary numbers)

Description: Causes a branch if both C and Z are cleared. If the BHI instruction is executed immediately after execution of a CMP or SUB instruction, the branch will occur if unsigned binary number in the register was greater than unsigned binary number in M. (See BRA instruction for details of execution of branch.)

Condition Codes and Boolean Formulae: None affected.

	V			H	I	N	Z	C
	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BHI <i>rel</i>	REL	22	<i>rr</i>	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) *m*=memory operand

BHS

Branch if Higher or Same

BHS

(Same as BCC)

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(C) = 0$
i.e., if $(A) \geq (M)$ (unsigned binary numbers)

Description: If the BHS instruction is executed immediately after execution of a CMP or SUB instruction, the branch will occur if the unsigned binary number in A was greater than or equal to the unsigned binary number in M. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

	V			H	I	N	Z	C
	—	1	1	—	—	—	—	—

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BHS <i>rel</i>	REL	24	<i>rr</i>	3

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IFC High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BIH

Branch if $\overline{\text{IRQ}}$ Pin High

BIH

Operation: $\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel}$ if $\overline{\text{IRQ}} = 1$

Description: Tests the state of the external interrupt pin and causes a branch if the pin is high. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BIH <i>rel</i>	REL	2F	<i>rr</i>	3

The following is a summary of all branch instructions.

5

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
$\overline{\text{IRQ}}$ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BIL**Branch if $\overline{\text{IRQ}}$ Pin Low****BIL**

Operation: $\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel}$ if $\overline{\text{IRQ}} = 0$

Description: Tests the state of the external interrupt pin and causes a branch if the pin is low. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BIL <i>rel</i>	REL	2E	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
$\overline{\text{IRQ}}$ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BIT

Bit Test

BIT

Operation: (A) \wedge (M)

Description: Performs the logical AND comparison of the contents of A and the contents of M, and modifies the condition codes accordingly. Neither the contents of A or M are altered. (Each bit of the result of the AND would be the logical AND of the corresponding bits of A and M.)

Condition Codes and Boolean Formulae:

V	H			I	N	Z	C
0	1	1	—	—	↑	↑	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R3 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Type	Source Forms	Addr Mode	Machine Code		HC08 Cycles
			Opcode	Operand(s)	
	BIT <i>opr</i>	IMM	A5	ii	2
	BIT <i>opr</i>	DIR	B5	dd	3
	BIT <i>opr</i>	EXT	C5	hh ll	4
	BIT <i>,X</i>	IX	F5		2
	BIT <i>opr,X</i>	IX1	E5	ff	3
	BIT <i>opr,X</i>	IX2	D5	ee ff	4
	BIT <i>opr,SP</i>	SP1	9EE5	ff	4
	BIT <i>opr,SP</i>	SP2	9ED5	ee ff	5

BLE**Branch if Less Than or Equal To****BLE****(Signed Operands)**

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $Z \vee (N \oplus V) = 1$
 i.e., if $(A) \leq (M)$ (two's complement signed numbers)

Description: If the BLE instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was less than or equal to the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLE <i>opr</i>	REL	93	rr	3

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BLO

Branch if Lower

BLO

(Same as BCS)

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (C) = 1
i.e., if (A) < (M) (unsigned binary numbers)

Description: If the BLO instruction is executed immediately after execution of CMP or SUB, the branch will occur if the unsigned binary number in A was less than the unsigned binary number in M. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLO <i>rel</i>	REL	25	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
r>m	$Z \wedge (N \oplus V) = 0$	BGT	92	r≤m	BLE	93	Signed
r≥m	$(N \oplus V) = 0$	BGE	90	r<m	BLT	91	Signed
r=m	Z=1	BEQ	27	r≠m	BNE	26	Signed
r≤m	$Z \vee (N \oplus V) = 1$	BLE	93	r>m	BGT	92	Signed
r<m	$(N \oplus V) = 1$	BLT	91	r≥m	BGE	90	Signed
r>m	$C \vee Z = 0$	BHI	22	r≤m	BLS	23	Unsigned
r≥m	C=0	BHS/BCC	24	r<m	BLO/BCS	25	Unsigned
r=m	Z=1	BEQ	27	r≠m	BNE	26	Unsigned
r≤m	$C \vee Z = 1$	BLS	23	r>m	BHI	22	Unsigned
r<m	C=1	BLO/BCS	25	r≥m	BHS/BCC	24	Unsigned
Carry	C=1	BCS	25	No Carry	BCC	24	Simple
r=0	Z=1	BEQ	27	r≠0	BNE	26	Simple
Negative	N=1	BMI	2B	Plus	BPL	2A	Simple
I Mask	I=1	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	H=1	BHCS	29	H=0	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

BLS**Branch if Lower or Same****BLS**

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(C) \vee (Z) = 1$
 i.e., if $(A) \leq (M)$ (unsigned binary numbers)

Description: Causes a branch if (C is set) or (Z is set). If the BLS instruction is executed immediately after execution of a CMP or SUB instruction, the branch will occur if and only if the unsigned binary number in A was less than or equal to the unsigned binary number in M. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

5**Source Forms, Addressing Modes, Machine Code, and Cycles:**

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLS <i>rel</i>	REL	23	<i>rr</i>	3

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BLT Branch if Less Than (Signed Operands) BLT

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(N \oplus V) = 1$
i.e., if $(A) < (M)$ (two's complement signed numbers)

Description: If the BLT instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was less than the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLT <i>opr</i>	REL	91	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BMC**Branch if Interrupt Mask Clear****BMC**

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (I) = 0

Description: Tests the state of the I bit in the CCR and causes a branch if I is clear (i.e., if interrupts are enabled). (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BMC <i>rel</i>	REL	2C	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BMI

Branch if Minus

BMI

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (N) = 1

Description: Tests the state of the N bit in the CCR and causes a branch if N is set. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BMI <i>rel</i>	REL	2B	rr	3

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
r>m	$Z \wedge (N \oplus V) = 0$	BGT	92	r≤m	BLE	93	Signed
r≥m	$(N \oplus V) = 0$	BGE	90	r<m	BLT	91	Signed
r=m	Z=1	BEQ	27	r≠m	BNE	26	Signed
r≤m	$Z \vee (N \oplus V) = 1$	BLE	93	r>m	BGT	92	Signed
r<m	$(N \oplus V) = 1$	BLT	91	r≥m	BGE	90	Signed
r>m	$C \vee Z = 0$	BHI	22	r≤m	BLS	23	Unsigned
r≥m	C=0	BHS/BCC	24	r<m	BLO/BCS	25	Unsigned
r=m	Z=1	BEQ	27	r≠m	BNE	26	Unsigned
r≤m	$C \vee Z = 1$	BLS	23	r>m	BHI	22	Unsigned
r<m	C=1	BLO/BCS	25	r≥m	BHS/BCC	24	Unsigned
Carry	C=1	BCS	25	No Carry	BCC	24	Simple
r=0	Z=1	BEQ	27	r≠0	BNE	26	Simple
Negative	N=1	BMI	2B	Plus	BPL	2A	Simple
I Mask	I=1	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	H=1	BHCS	29	H=0	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

BMS

Branch if Interrupt Mask Set

BMS

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if (I) = 1

Description: Tests the state of the I bit in the CCR and causes a branch if I is set (i.e., if interrupts are disabled). (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BMS <i>rel</i>	REL	2D	<i>rr</i>	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond

r=register: A, X, or H:X (after CPHX instruction) *m*=memory operand

BNE**Branch if Not Equal****BNE**

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(Z) = 0$

Description: Tests the state of the Z bit in the CCR and causes a branch if Z is clear. Following a compare or subtract instruction, the branch will occur if the arguments were not equal. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BNE <i>rel</i>	REL	26	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BPL

Branch if Plus

BPL

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(N) = 0$

Description: Tests the state of the N bit in the CCR and causes a branch if N is clear. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V			H		I		N		Z		C
—	1	1	—	—	—	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BPL <i>rel</i>	REL	2A	<i>rr</i>	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BRA

Branch Always

BRA

Operation: $PC \leftarrow (PC) + \$0002 + rel$

Description: Unconditional branch to the address given in the foregoing formula, in which *rel* is the two's-complement relative offset in the last byte of machine code for the instruction and (PC) is the address of the opcode for the branch instruction.

A source program specifies the destination of a branch instruction by its absolute address, either as a numerical value or as a symbol or expression which can be numerically evaluated by the assembler. The assembler calculates the relative offset *rel* from this absolute address and the current value of the location counter.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BRA <i>rel</i>	REL	20	rr	3

The table on the previous page is a summary of all branch instructions.

BRCLR n Branch if Bit n in Memory Clear **BRCLR n**

Operation: $PC \leftarrow (PC) + \$0003 + rel$ if bit n of $M = 0$

Description: Tests bit n ($n = 7, 6, 5, \dots 0$) of location M and branches if the bit is clear. M can be any RAM or I/O register address in the $\$0000$ to $\$00FF$ area of memory (i.e., direct addressing mode is used to specify the address of the operand).

The C bit is set to the state of the tested bit. When used with an appropriate rotate instruction, **BRCLR n** provides an easy method for performing serial to parallel conversions.

Condition Codes and Boolean Formulae:

5

V			H	I	N	Z	C
—	1	1	—	—	—	—	†

C : Set if $M_n = 1$; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code			HC08 Cycles
		Opcode	Operand(s)		
BRCLR 0, <i>opr,rel</i>	DIR b0	01	dd	rr	5
BRCLR 1, <i>opr,rel</i>	DIR b1	03	dd	rr	5
BRCLR 2, <i>opr,rel</i>	DIR b2	05	dd	rr	5
BRCLR 3, <i>opr,rel</i>	DIR b3	07	dd	rr	5
BRCLR 4, <i>opr,rel</i>	DIR b4	09	dd	rr	5
BRCLR 5, <i>opr,rel</i>	DIR b5	0B	dd	rr	5
BRCLR 6, <i>opr,rel</i>	DIR b6	0D	dd	rr	5
BRCLR 7, <i>opr,rel</i>	DIR b7	0F	dd	rr	5

BRN

Branch Never

BRN

Operation: PC ← (PC) + \$0002

Description: Never branches. In effect, this instruction can be considered a two-byte NOP (no operation) requiring three cycles for execution. Its inclusion in the instruction set is to provide a complement for the BRA instruction. The BRN instruction is useful during program debug to negate the effect of another branch instruction without disturbing the offset byte.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BRN <i>rel</i>	REL	21	rr	3

5

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
r>m	Z∧(N⊕V)=0	BGT	92	r≤m	BLE	93	Signed
r≥m	(N⊕V)=0	BGE	90	r<m	BLT	91	Signed
r=m	Z=1	BEQ	27	r≠m	BNE	26	Signed
r≤m	Z∨(N⊕V)=1	BLE	93	r>m	BGT	92	Signed
r<m	(N⊕V)=1	BLT	91	r≥m	BGE	90	Signed
r>m	C∨Z=0	BHI	22	r≤m	BLS	23	Unsigned
r≥m	C=0	BHS/BCC	24	r<m	BLO/BCS	25	Unsigned
r=m	Z=1	BEQ	27	r≠m	BNE	26	Unsigned
r≤m	C∨Z=1	BLS	23	r>m	BHI	22	Unsigned
r<m	C=1	BLO/BCS	25	r≥m	BHS/BCC	24	Unsigned
Carry	C=1	BCS	25	No Carry	BCC	24	Simple
r=0	Z=1	BEQ	27	r≠0	BNE	26	Simple
Negative	N=1	BMI	2B	Plus	BPL	2A	Simple
I Mask	I=1	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	H=1	BHCS	29	H=0	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r=register: A, X, or H:X (after CPHX instruction) m=memory operand

BRSET n Branch if Bit n in Memory Set BRSET n

Operation: PC ← (PC) + \$0003 + rel if bit n of M = 1

Description: Tests bit n (n = 7, 6, 5, ... 0) of location M and branches if the bit is set. M can be any RAM or I/O register address in the \$0000 to \$00FF area of memory (i.e., direct addressing mode is used to specify the address of the operand).

The C bit is set to the state of the tested bit. When used with an appropriate rotate instruction, BRSET n provides an easy method for performing serial to parallel conversions.

Condition Codes and Boolean Formulae:

5

V	H	I	N	Z	C
—	1	1	—	—	↑

C: Set if Mn = 1; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BRSET 0,opr,rel	DIR b0	00	dd rr	5
BRSET 1,opr,rel	DIR b1	02	dd rr	5
BRSET 2,opr,rel	DIR b2	04	dd rr	5
BRSET 3,opr,rel	DIR b3	06	dd rr	5
BRSET 4,opr,rel	DIR b4	08	dd rr	5
BRSET 5,opr,rel	DIR b5	0A	dd rr	5
BRSET 6,opr,rel	DIR b6	0C	dd rr	5
BRSET 7,opr,rel	DIR b7	0E	dd rr	5

BSET n

Set Bit n in Memory

BSET n

Operation: $M_n \leftarrow 1$

Description: Set bit n ($n = 7, 6, 5, \dots 0$) in location M . All other bits in M are unaffected. M can be any RAM or I/O register address in the \$0000 to \$00FF area of memory (i.e., direct addressing mode is used to specify the address of the operand).

Condition Codes and Boolean Formulae: None affected.

V			H		I		N		Z		C
—	1	1	—	—	—	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BSET 0,opr	DIR b0	10	dd	4
BSET 1,opr	DIR b1	12	dd	4
BSET 2,opr	DIR b2	14	dd	4
BSET 3,opr	DIR b3	16	dd	4
BSET 4,opr	DIR b4	18	dd	4
BSET 5,opr	DIR b5	1A	dd	4
BSET 6,opr	DIR b6	1C	dd	4
BSET 7,opr	DIR b7	1E	dd	4

5

5

BSR**Branch to Subroutine****BSR**

Operation: $PC \leftarrow (PC) + \$0002$ Advance PC to return address
 $\downarrow(PCL); SP \leftarrow (SP) - \0001 Push low half of return address
 $\downarrow(PCH); SP \leftarrow (SP) - \0001 Push high half of return address
 $PC \leftarrow (PC) + rel$ Load PC with start address of requested subroutine

Description: The program counter is incremented by 2 from the opcode address (i.e., points to the opcode of the next instruction which will be the return address). The least significant byte of the contents of the program counter (low-order return address) is pushed onto the stack. The stack pointer is then decremented (by 1). The most significant byte of the contents of the program counter (high-order return address) is pushed onto the stack. The stack pointer is then decremented (by 1). A branch then occurs to the location specified by the branch offset. (See BRA instruction for further details of the execution of the branch.)

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BSR <i>rel</i>	REL	AD	<i>rr</i>	4

CBEQ**Compare and Branch if Equal****CBEQ****Operation:**

(A) – (M); PC ← (PC) + \$0003 + *rel* if result is \$00
or: for IX+ mode: (A) – (M); PC ← (PC) + \$0002 + *rel*
 if result is \$00
or: for SP1 mode: PC ← (PC) + \$0004 + *rel*
 if result is \$00

Description:

CBEQ compares the operand with the accumulator and causes a branch if the result is zero. The CBEQ instruction combines CMP and BEQ for faster table lookup routines.

CBEQ_IX+ compares the operand addressed by index register H:X to the accumulator and causes a branch if the result is zero. Index register H:X is then incremented regardless of whether a branch is taken. CBEQ_IX1+ operates the same way except that an 8-bit offset is added to the effective address of the operand.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CBEQ <i>opr, rel</i>	DIR	31	dd rr	5
CBEQA # <i>opr, rel</i>	IMM	41	ii rr	4
CBEQX # <i>opr, rel</i>	IMM	51	ii rr	4
CBEQ X+, <i>rel</i>	IX+	71	rr	4
CBEQ <i>opr, X+, rel</i>	IX1+	61	ff rr	5
CBEQ <i>opr, SP, rel</i>	SP1	9E61	ff rr	6

CLC

Clear Carry Bit

CLC

Operation: C bit ← 0

Description: Clears the C bit in the CCR. CLC may be used to set up the C bit prior to a shift or rotate instruction that involves the C bit.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
—	1	1	—	—	0

C: 0 (cleared)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CLC	INH	98		1

5

HC08 Cycles	Source Forms	Addr Mode	Machine Code	Opcode	Operand(s)
8	CBBC op, val	DIR	81	81	1
8	CBBCA op, val	IMM	41	81	1
8	CBBCX op, val	IMM	81	81	1
8	CBBCX op, val	IMM	81	81	1
8	CBBCX op, val	IMM	81	81	1
8	CBBCX op, val	IMM	81	81	1
8	CBBCX op, val	IMM	81	81	1
8	CBBCX op, val	IMM	81	81	1

CLI

Clear Interrupt Mask Bit

CLI

Operation: I bit ← 0

Description: Clears the interrupt mask bit in the CCR. When the I bit is clear, interrupts are enabled. There is one bus cycle delay in the clearing mechanism for the I bit such that if interrupts were previously disabled, then the next instruction after a CLI will always be executed even if there was an interrupt pending prior to execution of the CLI instruction.

Condition Codes and Boolean Formulae:

V				H	I	N	Z	C
—	1	1	—	0	—	—	—	—

I: 0 (cleared)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CLI	INH	9A		2

CLR

Clear

CLR

Operation: $A \leftarrow \$00$
 or: $M \leftarrow \$00$
 or: $X \leftarrow \$00$
 or: $H \leftarrow \$00$

Description: The contents of A, M, X, or H, are replaced with zeros.

Condition Codes and Boolean Formulae:

V			H		I	N	Z	C
0	1	1	—	—	—	0	1	—

V: 0 (cleared)

N: 0 (cleared)

Z: 1 (set)

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CLRA	INH (A)	4F		1
CLR X	INH (X)	5F		1
CLR H	INH (H)	8C		1
CLR <i>opr</i>	DIR	3F	dd	3
CLR ,X	IX	7F		2
CLR <i>opr</i> ,X	IX1	6F	ff	3
CLR <i>opr</i> ,SP	SP1	9E6F	ff	4

CMP

Compare Accumulator with Memory

CMP

Operation: (A) – (M)

Description: Compares the contents of A to the contents of M and sets the condition codes, which may then be used for arithmetic and logical conditional branching. The contents of both A and M are unchanged.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
↑	1	1	—	—	↑	↑	↑

V: $A7 \wedge M7 \wedge R7 \vee \overline{A7} \wedge M7 \wedge R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a negative number is subtracted from a positive number with a negative result, or, if a positive number is subtracted from a negative number with a positive result.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: $\overline{A7} \wedge M7 \vee M7 \wedge R7 \vee R7 \wedge \overline{A7}$
Set if the unsigned value of the contents of memory is larger than the unsigned value of the accumulator; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CMP #opr	IMM	A1	ii	2
CMP opr	DIR	B1	dd	3
CMP opr	EXT	C1	hh ll	4
CMP ,X	IX	F1		2
CMP opr,X	IX1	E1	ff	3
CMP opr,X	IX2	D1	ee ff	4
CMP opr,SP	SP1	9EE1	ff	4
CMP opr,SP	SP2	9ED1	ee ff	5

COM

Complement
(One's Complement)

COM

Operation: $A \leftarrow \overline{A} = \$FF - (A)$
or: $X \leftarrow \overline{X} = \$FF - (X)$
or: $M \leftarrow \overline{M} = \$FF - (M)$

Description: Replaces the contents of A, X, or M with the one's complement. (Each bit of A, X, or M is replaced with the complement of that bit).

Condition Codes and Boolean Formulae:

V	H		I	N	Z	C
0	1	1	—	—	↑	↑

- V: 0
Cleared.
- N: R7
Set if MSB of result is one; cleared otherwise.
- Z: $R7 \wedge R6 \wedge R3 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.
- C: 1 (set)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
COMA	INH (A)	43		1
COMX	INH (X)	53		1
COM <i>opr</i>	DIR	33	dd	4
COM ,X	IX	73		3
COM <i>opr</i> ,X	IX1	63	ff	4
COM <i>opr</i> ,SP	SP1	9E63	ff	5

CPHX Compare Index Register H:X with Memory CPHX

Operation: (H:X) – (M:M + 1)

Description: CPHX compares the 16-bit index register H:X with the 16-bit value in memory and sets the condition code register accordingly.

Condition Codes and Boolean Formulae:

V				H	I	N	Z	C
↑	1	1	—	—	↑	↑	↑	↑

- V: $H7 \wedge M15 \wedge R15 \vee H7 \wedge M15 \wedge R15$
Set if a two's complement overflow resulted from the operation; cleared otherwise.
- N: R15
Set if MSB of result is one; cleared otherwise.
- Z: $R15 \wedge R14 \wedge R13 \wedge R12 \wedge R11 \wedge R10 \wedge R9 \wedge R8 \wedge R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$0000; cleared otherwise.
- C: $H7 \wedge M15 \vee M15 \wedge R15 \vee R15 \wedge H7$
Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CPHX #opr	IMM	65	ii ii+1	3
CPHX opr	DIR	75	dd	4

Source Forms	Addr Mode	Machine Code	HC08 Cycles
CPHX #opr	IMM	65	3
CPHX opr	DIR	75	4
CPHX X	IX	75	4
CPHX X	IX	75	4
CPHX X	IX	75	4
CPHX X	IX	75	4
CPHX X	IX	75	4
CPHX X	IX	75	4
CPHX X	IX	75	4
CPHX X	IX	75	4

CPX Compare Index Register X with Memory **CPX**

Operation: (X) – (M)

Description: Compares the contents of X to the contents of M and sets the condition codes, which may then be used for arithmetic and logical conditional branching. The contents of both X and M are unchanged.

Condition Codes and Boolean Formulae:

V	—	—	H	I	N	Z	C
↑	1	1	—	—	↑	↑	↑

V: $X7 \wedge M7 \wedge R7 \vee X7 \wedge M7 \wedge R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise.

N: R7
Set if MSB of result of the subtraction is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: $X7 \wedge M7 \vee M7 \wedge R7 \vee R7 \wedge X7$
Set if the unsigned value of the contents of memory is larger than the unsigned value in the index register; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CPX #opr	IMM	A3	ii	2
CPX opr	DIR	B3	dd	3
CPX opr	EXT	C3	hh ll	4
CPX ,X	IX	F3		2
CPX opr,X	IX1	E3	ff	3
CPX opr,X	IX2	D3	ee ff	4
CPX opr,SP	SP1	9EE3	ff	4
CPX opr,SP	SP2	9ED3	ee ff	5

5

DAA

Decimal Adjust Accumulator

DAA

Operation: (A)₁₀

Description: Adjusts the contents of the accumulator and the state of the CCR carry bit after binary-coded decimal operations, so that there is a correct BCD sum and an accurate carry indication. The state of the CCR half carry bit affects operation. (Refer to the DAA Function Summary table on the following page for details of operation.)

Condition Codes and Boolean Formulae:

V	H			I	N	Z	C
U	1	1	—	—	↑	↑	↑

- V: U
Undefined.
- N: R7
Set if MSB of result is one; cleared otherwise.
- Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.
- C: (Refer to the **DAA Function Summary** table on following page.)

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DAA	INH	72		2

Section 5 — Instruction Set

The **DAA Function Summary** table below shows DAA operation for all legal combinations of input operands. Columns 1–4 represent the results of ADC or ADD operations on BCD operands. The correction factor in column 5 is added to the accumulator to restore the result of an operation on two BCD operands to a valid BCD value and to set or clear the C bit. All values are in hexadecimal.

DAA Function Summary

1	2	3	4	5	6
Initial C Bit Value	Value of A[7:4]	Initial H-Bit Value	Value of A[3:0]	Correction Factor	Corrected C-Bit Value
0	0-9	0	0-9	00	0
0	0-8	0	A-F	06	0
0	0-9	1	0-3	06	0
0	A-F	0	0-9	60	1
0	9-F	0	A-F	66	1
0	A-F	1	0-3	66	1
1	0-2	0	0-9	60	1
1	0-2	0	A-F	66	1
1	0-3	1	0-3	66	1

5

Source Forms	Addr. Mode	Machine Code		HOLD Cycles
		Opcode	Operands	
DAA	INH	75		2

DBNZ Decrement and Branch if Not Zero DBNZ

Operation: $A \leftarrow (A) - \$01$ or: $M \leftarrow (M) - \$01$ or: $X \leftarrow (X) - \$01$;
 $PC \leftarrow (PC) + \$0003 + rel$ if (result) $\neq 0$ for DBNZ
 direct, IX1
 $PC \leftarrow (PC) + \$0002 + rel$ if (result) $\neq 0$ for DBNZ A,
 DBNZX, or IX
 $PC \leftarrow (PC) + \$0004 + rel$ if (result) $\neq 0$ for DBNZ SP1

Description: Subtract one from the contents of A, X, or M; then
 branch using the relative offset if the result of the
 subtract is not zero.

Condition Codes and Boolean Formulae: None affected.

V	I	H	H	I	N	Z	C
—	—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

5

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DBNZ <i>opr, rel</i>	DIR	3B	dd rr	5
DBNZ A <i>rel</i>	INH	4B	rr	3
DBNZX <i>rel</i>	INH	5B	rr	3
DBNZ X, <i>rel</i>	IX	7B	rr	4
DBNZ <i>opr, X, rel</i>	IX1	6B	ff rr	5
DBNZ <i>opr, SP, rel</i>	SP1	9E6B	ff rr	6

Source Forms	Addr Mode	Machine Code	HC08 Cycles
DBNZ A, rel	INH (A)	4B	3
DBNZX A, rel	INH (X)	5B	3
DBNZ X, rel	IX	7B	4
DBNZ <i>opr, X, rel</i>	IX1	6B	5
DBNZ <i>opr, SP, rel</i>	SP1	9E6B	6

DEC**Decrement****DEC**

Operation: $A \leftarrow (A) - \$01$
or: $X \leftarrow (X) - \$01$
or: $M \leftarrow (M) - \$01$

Description: Subtract one from the contents of A, X, or M. The V, N, and Z bits in the CCR are set or cleared according to the results of this operation. The C bit in the CCR is not affected; therefore, the BLS, BLO, BHS, and BHI branch instructions are not useful following a DEC instruction.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
↑	1	1	—	—	—

5

V: $A7 \wedge R7$

Set if there was a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (A), (IX), or (M) was \$80 before the operation.

N: R7

Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$

Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DECA	INH (A)	4A		1
DECX	INH (X)	5A		1
DEC <i>opr</i>	DIR	3A	dd	4
DEC ,X	IX	7A		3
DEC <i>opr</i> ,X	IX1	6A	ff	4
DEC <i>opr</i> ,SP	SP1	9E6A	ff	5

(DEX is recognized by assemblers as being equivalent to DECX.)

DIV**Divide****DIV**

Operation: $A \leftarrow (H:A) \div X$ $H \leftarrow \text{Remainder}$

Description: Divides a 16-bit unsigned dividend contained in the concatenated registers H and A by an 8-bit divisor contained in index register X. The quotient is placed in the accumulator A, and the remainder is placed in the high-order index register H. The divisor is left unchanged.

An overflow (quotient > \$FF) or divide-by-zero sets the C bit and the quotient and remainder are indeterminate.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
—	1	1	—	—	—	↑	↑

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$

Set if the result (quotient) is \$00; cleared otherwise.

C: Set if a divide by zero was attempted or if an overflow occurred; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DIV	INH	52		7

EOR Exclusive-OR Memory with Accumulator EOR**Operation:** $A \leftarrow (A) \oplus (M)$ **Description:** Performs the logical exclusive-OR between the contents of A and the contents of M, and places the result in A. (Each bit of A after the operation will be the logical exclusive-OR of the corresponding bits of M and A before the operation.)**Condition Codes and Boolean Formulae:**

V	H	I	N	Z	C
0	1	1	—	†	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
EOR #opr	IMM	A8	ii	2
EOR opr	DIR	B8	dd	3
EOR opr	EXT	C8	hh ll	4
EOR ,X	IX	F8		2
EOR opr,X	IX1	E8	ff	3
EOR opr,X	IX2	D8	ee ff	4
EOR opr,SP	SP1	9EE8	ff	4
EOR opr,SP	SP2	9ED8	ee ff	5

INC

Increment

INC

Operation: $A \leftarrow (A) + \$01$
or: $X \leftarrow (X) + \$01$
or: $M \leftarrow (M) + \$01$

Description: Add one to the contents of A, X, or M. The V, N, and Z bits in the CCR are set or cleared according to the results of this operation. The C bit in the CCR is not affected; therefore, the BLS, BLO, BHS, and BHI branch instructions are not useful following an INC instruction.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
↑	1	1	—	—	—

V: $A7 \wedge R7$
Set if there was a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (A), (X), or (M) was \$7F before the operation.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
INCA	INH (A)	4C		1
INCX	INH (X)	5C		1
INC <i>opr</i>	DIR	3C	dd	4
INC ,X	IX	7C		3
INC <i>opr</i> ,X	IX1	6C	ff	4
INC <i>opr</i> ,SP	SP1	9E6C	ff	5

(INX is recognized by assemblers as being equivalent to INCX.)

JMP

Jump

JMP

Operation: PC ← Effective Address

Description: A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for extended, direct, or indexed addressing.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
JMP <i>opr</i>	DIR	BC	dd	2
JMP <i>opr</i>	EXT	CC	hh ll	3
JMP ,X	IX	FC		2
JMP <i>opr</i> ,X	IX1	EC	ff	3
JMP <i>opr</i> ,X	IX2	DC	ee ff	4

5

HC08 Cycles	Machine Code		Addr Mode	Source Forms
	Opcode	Operand(s)		
1	4C		DIR (A)	INCA
1	5C		DIR (D)	INCX
4	3C	dd	DIR	INC <i>opr</i>
2	XC		IX	INC ,X
3	EC	ff	IX1	INC <i>opr</i> ,X
4	DC	ee ff	IX2	INC <i>opr</i> ,X

JSR

Jump to Subroutine

JSR

Operation: $PC \leftarrow (PC) + n$ $n = 1, 2, \text{ or } 3$ depending on address mode
 $\downarrow(PCL); SP \leftarrow (SP) - \0001 Push low half of return address
 $\downarrow(PCH); SP \leftarrow (SP) - \0001 Push high half of return address
 $PC \leftarrow \text{Effective Address}$ Load PC with start address of requested subroutine

Description: The program counter is incremented by n so that it points to the opcode of the next instruction that follows the JSR instruction ($n = 1, 2, \text{ or } 3$ depending on the addressing mode). The PC is then pushed onto the stack, eight bits at a time, least significant byte first. The stack pointer points to the next empty location on the stack. A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for extended, direct, or indexed addressing.

5

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
JSR <i>opr</i>	DIR	BD	dd	4
JSR <i>opr</i>	EXT	CD	hh ll	5
JSR ,X	IX	FD		4
JSR <i>opr</i> ,X	IX1	ED	ff	5
JSR <i>opr</i> ,X	IX2	DD	ee ff	6

LDA Load Accumulator from Memory

LDA

Operation: $A \leftarrow (M)$

Description: Loads the contents of the specified memory location into the accumulator. The condition codes are set or cleared according to the loaded data.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
0	1	1	—	—	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
LDA #opr	IMM	A6	ii	2
LDA opr	DIR	B6	dd	3
LDA opr	EXT	C6	hh ll	4
LDA ,X	IX	F6		2
LDA opr,X	IX1	E6	ff	3
LDA opr,X	IX2	D6	ee ff	4
LDA opr,SP	SP1	9EE6	ff	4
LDA opr,SP	SP2	9ED6	ee ff	5

HC08 Cycles	Opcode	Addr Mode	Source Forms
2	A6	IMM	LDA #opr
3	B6	DIR	LDA opr
4	C6	EXT	LDA opr
2	F6	IX	LDA ,X
3	E6	IX1	LDA opr,X
4	D6	IX2	LDA opr,X
4	9EE6	SP1	LDA opr,SP
5	9ED6	SP2	LDA opr,SP

LDHX

Load Index Register H:X from Memory

LDHX

Operation: H:X ← (M:M + 1)

Description: Loads the contents of the specified memory location into index register H:X. The condition codes are set according to the data.

Condition Codes and Boolean Formulae:

	V	M	I	H	I	N	Z	C
—	0	1	1	—	—	↑	↑	—

V: 0
Cleared.

N: R15
Set if MSB of result is one; cleared otherwise.

Z: ~~R15~~~~R14~~~~R13~~~~R12~~~~R11~~~~R10~~~~R9~~~~R8~~~~R7~~~~R6~~~~R5~~~~R4~~~~R3~~~~R2~~~~R1~~~~R0~~
Set if the result is \$0000; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
LDHX #opr	IMM	45	ii jj	3
LDHX opr	DIR	55	dd	4

LDX

Load Index Register X from Memory

LDX

Operation: $X \leftarrow (M)$

Description: Loads the contents of the specified memory location into index register X. The N and Z condition codes are set or cleared according to the loaded data; V is cleared.

Condition Codes and Boolean Formulae:

V				H	I	N	Z	C
0	1	1	—	—	↑	↑	—	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
LDX #opr	IMM	AE	ii	2
LDX opr	DIR	BE	dd	3
LDX opr	EXT	CE	hh ll	4
LDX ,X	IX	FE		2
LDX opr,X	IX1	EE	ff	3
LDX opr,X	IX2	DE	ee ff	4
LDX opr,SP	SP1	9EEE	ff	4
LDX opr,SP	SP2	9EDE	ee ff	5

5

LSL

Logical Shift Left
(Same as ASL)

LSL



Description: Shifts all bits of the A, X, or M one place to the left. Bit 0 is loaded with a zero. The C bit in the CCR is loaded from the most significant bit of A, X, or M.

Condition Codes and Boolean Formulae:

V				H		I		N		Z		C
↑	1	1	—	—	↑	↑	↑	↑	↑	↑	↑	↑

V: $N \oplus C = [N \wedge \bar{C}] \vee [\bar{N} \wedge C]$
Set if (N is set and C is clear) or (N is clear and C is set);
cleared otherwise for values of N and C after the shift.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: b7
Set if, before the shift, the MSB of A, X, or M was set;
cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
LSLA	INH (A)	48		1
LSLX	INH (X)	58		1
LSL <i>opr</i>	DIR	38	dd	4
LSL <i>,X</i>	IX	78		3
LSL <i>opr,X</i>	IX1	68	ff	4
LSL <i>opr,SP</i>	SP1	9E68	ff	5

LSR

Logical Shift Right

LSR

Operation:

0	→	b7	-	-	-	-	-	-	b0	→	C
---	---	----	---	---	---	---	---	---	----	---	---

Description: Shifts all bits of A, X, or M one place to the right. Bit 7 is loaded with a zero. Bit 0 is shifted into the C bit.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
↑	1	1	—	—	0	↑	↑

V: $N \oplus C = [N \wedge \overline{C}] \vee [\overline{N} \wedge C]$
Set if (N is set and C is clear) or (N is clear and C is set); cleared otherwise for values of N and C after the shift.

N: 0 (cleared)

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: b0
Set if, before the shift, the LSB of A, X, or M, was set; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
LSRA	INH (A)	44		1
LSRX	INH (X)	54		1
LSR <i>opr</i>	DIR	34	dd	4
LSR ,X	IX	74		3
LSR <i>opr</i> ,X	IX1	64	ff	4
LSR <i>opr</i> ,SP	SP1	9E64	ff	5

MOV**Move****MOV**

Operation: $(M)_{\text{destination}} \leftarrow (M)_{\text{source}}$

Description: Moves a byte of data from a source address to a destination address. Data is examined as it is moved, and condition codes are set. Source data is not changed. Internal registers (other than CCR) are not affected.

There are four addressing modes for the MOV instruction:

- 1) IMMDIR moves an immediate byte to a direct memory location.
- 2) DD moves a direct location byte to another direct location.
- 3) IX+D moves a byte from a location addressed by index register H:X to a direct location. H:X is incremented after the move.
- 4) DIX+ moves a byte from a direct location to one addressed by index register H:X. Index register H:X is incremented after the move.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
0	1	1	—	—	↑	↑	—

V: 0
Cleared.

N: R7
Set if MSB of result is set; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
MOV #opr, opr	IMD	6E	ii dd	4
MOV opr, opr	DD	4E	dd dd	5
MOV X+, opr	IX+D	7E	dd	4
MOV opr, X+	DIX+	5E	dd	4

MUL

Unsigned Multiply

MUL

Operation: $X:A \leftarrow (X) \times (A)$

Description: Multiplies the 8-bit value in index register X by the 8-bit value in the accumulator to obtain a 16-bit unsigned result in the concatenated index register and accumulator. After the operation, X contains the upper 8 bits of the 16-bit result and A contains the lower 8 bits of the result.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
—	1	1	0	—	0

H: 0 (cleared)

C: 0 (cleared)

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
MUL	INH	42		5

V	H	I	N	Z	C
0	1	1	0	—	0

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
MOV 8-bit reg, 8-bit	REG	8E	8-bit	4
MOV 8-bit reg, 8-bit	REG	9E	8-bit	4
MOV 8-bit reg, 8-bit	REG	AE	8-bit	4
MOV 8-bit reg, 8-bit	REG	BE	8-bit	4

NEG

Negate
(Two's Complement)

NEG

Operation: $A \leftarrow -(A) = \$00 - (A)$
or: $X \leftarrow -(X) = \$00 - (X)$
or: $M \leftarrow -(M) = \$00 - (M)$

Description: Replaces the contents of A, X, or M with its two's complement. Note that the value \$80 is left unchanged.

Condition Codes and Boolean Formulae:

V	N	Z	C
↑	1	1	↑

V: $A7 \wedge M7 \wedge R7 \vee \overline{A7} \wedge M7 \wedge R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a negative number is subtracted from a positive number with a negative result, or, if a positive number is subtracted from a negative number with a positive result.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: $R7 \vee R6 \vee R5 \vee R4 \vee R3 \vee R2 \vee R1 \vee R0$
Set if there is a borrow in the implied subtraction from zero; cleared otherwise. The C bit will be set in all cases except when the contents of A, X, or M was \$00 prior to the NEG operation.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
NEGA	INH (A)	40		1
NEGX	INH (X)	50		1
NEG <i>opr</i>	DIR	30	dd	4
NEG ,X	IX	70		3
NEG <i>opr</i> ,X	IX1	60	ff	4
NEG <i>opr</i> ,SP	SP1	9E60	ff	5

NOP

No Operation

NOP

Operation: None

Description: This is a single byte instruction which does nothing except to consume one CPU clock cycle while the program counter is advanced to the next instruction. No register or memory contents are affected by this instruction.

Condition Codes and Boolean Formulae: None affected.

	V		H	I	N	Z	C
	—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

5

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
NOP	INH	9D		1

Source Forms, Addressing Modes, Machine Code, and Cycles:

HC08 Cycles	Machine Code		Addr Mode	Source Forms
	Opcode	Operand(s)		
1	40		INH (A)	NEG A
1	80		INH (X)	NEG X
4	30 0d		DIR	NEG op
3	70		X	NEG X
4	80 0		IX	NEG opX
5	90 0		SP	NEG opSP

NSA

Nibble Swap Accumulator

NSA

Operation: $A \leftarrow (A[3:0]:A[7:4])$

Description: Swaps upper and lower nibbles (4 bits) of the accumulator. The NSA instruction is used for more efficient storage and use of binary-coded decimal operands.

Condition Codes and Boolean Formulae: None affected.

V				H	I	N	Z	C
—	1	1	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
NSA	INH	62		3

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
ORA reg	IM	AA		2
ORA dir	DIR	BA	dir	3
ORA reg	EXT	CA	reg	4
ORA X	IX	FA		2
ORA r/m	RI	EA	r/m	3
ORA r/m	DS	DA	r/m	4
ORA r/m	SP	FE	r/m	4
ORA r/m	SP	FE	r/m	8

ORA

Inclusive-OR Accumulator and Memory

ORA

Operation: $A \leftarrow (A) \vee (M)$

Description: Performs the logical inclusive-OR between the contents of A and the contents of M and places the result in A. Each bit of A after the operation will be the logical inclusive-OR of the corresponding bits of M and A before the operation.

Condition Codes and Boolean Formulae:

V			H			I	N	Z	C
0	1	1	—	—	—	—	↑	↑	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
ORA #opr	IMM	AA	ii	2
ORA opr	DIR	BA	dd	3
ORA opr	EXT	CA	hh ll	4
ORA ,X	IX	FA		2
ORA opr,X	IX1	EA	ff	3
ORA opr,X	IX2	DA	ee ff	4
ORA opr,SP	SP1	9EEA	ff	4
ORA opr,SP	SP2	9EDA	ee ff	5

5

PSHA

Push Accumulator onto Stack

PSHA

Operation: $\downarrow (A), SP \leftarrow (SP-\$01)$

Description: The contents of the accumulator are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point to the next available location in the stack. The contents of the accumulator remain unchanged.

Condition Codes and Boolean Formulae: None affected.

	V			H	I	N	Z	C
—	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

	Source Forms	Addr Mode	Machine Code		HC08 Cycles
			Opcode	Operand(s)	
PSHA		INH	87		2

PSHH

Push Index Register H onto Stack

PSHH

Operation: ↓ (H), SP ← (SP-\$01)

Description: The contents of the 8-bit high-order index register H are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point to the next available location in the stack. The contents of the H register remain unchanged.

Condition Codes and Boolean Formulae: None affected.

	V	H	I	H	I	N	Z	C
—	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

5

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHH	INH	8B		2

PSHX

Push Index Register X onto Stack

PSHX

Operation: $\downarrow (X), SP \leftarrow (SP - \$01)$

Description: The contents of the 8-bit low-order index register X are pushed onto the stack at the address contained in the stack pointer (SPH:SP). The stack pointer is then decremented to point to the next available location in the stack. The contents of the X register remain unchanged.

Condition Codes and Boolean Formulae: None affected.

V	H		I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHX	INH	89		2

PULA

Pull Accumulator from Stack

PULA

Operation: $SP \leftarrow (SP + \$01); \uparrow (A)$

Description: The stack pointer is incremented to address the last operand on the stack. The accumulator is then loaded with the contents of the address pointed to by SPH:SP.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULA	INH	86		2

5

PULH

Pull Index Register H from Stack

PULH

Operation: $SP \leftarrow (SP + \$01); \uparrow (H)$

Description: The stack pointer is incremented to address the last operand on the stack. The 8-bit index register H is then loaded with the contents of the address pointed to by SPH:SP.

Condition Codes and Boolean Formulae: None affected.

	V			H	I	N	Z	C
—	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULH	INH	8A		2

PULX

Pull Index Register X from Stack

PULX

Operation: $SP \leftarrow (SP + \$01); \uparrow (X)$

Description: The stack pointer is incremented to address the last operand on the stack. The 8-bit index register X is then loaded with the contents of the address pointed to by SPH:SP.

Condition Codes and Boolean Formulae: None affected.

	V	N	I	H	I	N	Z	C
—	—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:


Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULX	INH	88		2

5

ROL

Rotate Left through Carry

ROL



Description: Shifts all bits of A, X, or M one place to the left. Bit 0 is loaded from the C bit. The C bit is loaded from the most significant bit of A, X, or M. The rotate instructions include the carry bit to allow extension of the shift and rotate instructions to multiple bytes. For example, to shift a 24-bit value left one bit, the sequence {ASL LOW, ROL MID, ROL HIGH} could be used, where LOW, MID, and HIGH refer to the low-order, middle, and high-order bytes of the 24-bit value, respectively.

Condition Codes and Boolean Formulae:

	V			H	I	N	Z	C
	↑	1	1	—	—	↑	↑	↑

5

- V: $N \oplus C$
- N: R7
Set if MSB of result is one; cleared otherwise.
- Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.
- C: b7
Set if, before the rotate, the MSB of A, X, or M was set; cleared otherwise.


Source Forms, Addressing Modes, Machine Code, and Cycles:

	Source Forms	Addr Mode	Machine Code		HC08 Cycles
			Opcode	Operand(s)	
1	ROLA	INH (A)	49		1
1	ROLX	INH (X)	59		1
4	ROL <i>opr</i>	DIR	39	dd	4
3	ROL ,X	IX	79		3
4	ROL <i>opr</i> ,X	IX1	69	ff	4
5	ROL <i>opr</i> ,SP	SP1	9E69	ff	5

ROR

Rotate Right through Carry

ROR



Description: Shifts all bits of A, X, or M one place to the right. Bit 7 is loaded from the C bit. Bit 0 is shifted into the C bit. The rotate instructions include the carry bit to allow extension of the shift and rotate instructions to multiple bytes. For example, to shift a 24-bit value right one bit, the sequence {LSR HIGH, ROR MID, ROR LOW} could be used, where LOW, MID, and HIGH refer to the low-order, middle, and high-order bytes of the 24-bit value, respectively.

5

Condition Codes and Boolean Formulae:

	V	N	I	H	I	N	V	Z	C
	↑	1	1	—	—	↑	↑	↑	↑

- V: $N \oplus C$
- N: R7
Set if MSB of result is one; cleared otherwise.
- Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.
- C: b0
Set if, before the shift, the LSB of A, X, or M was set; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

	Source Forms	Addr Mode	Machine Code		HC08 Cycles
			Opcode	Operand(s)	
1	RORA	INH (A)	46		1
1	RORX	INH (X)	56		1
2	ROR <i>opr</i>	DIR	36	dd	4
3	ROR ,X	IX	76		3
4	ROR <i>opr</i> ,X	IX1	66	ff	4
5	ROR <i>opr</i> ,SP	SP1	9E66	ff	5

RSP

Reset Stack Pointer

RSP

Operation: SP ← \$FF

Description: Resets the low byte of the stack pointer to the top of the stack page.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
RSP	INH	9C		1

NOTE

The CPU08 RSP instruction only sets the most significant byte of the SP to \$FF. The most significant byte (stack page number) is unaffected. The M6805 RSP instruction resets the SP to \$00FF.

RTI

Return from Interrupt

RTI

Operation: $SP \leftarrow SP + \$0001; \uparrow CCR$ Restore CCR from stack
 $SP \leftarrow SP + \$0001; \uparrow A$ Restore A from stack
 $SP \leftarrow SP + \$0001; \uparrow X$ Restore X from stack
 $SP \leftarrow SP + \$0001; \uparrow PCH$ Restore PCH from stack
 $SP \leftarrow SP + \$0001; \uparrow PCL$ Restore PCL from stack

Description: The condition codes, the accumulator, the index register, and the program counter are restored to the state previously saved on the stack. The I bit will be reset if the corresponding bit stored on the stack is zero (this is the normal case).

Condition Codes and Boolean Formulae:

5

V			H	I	N	Z	C
↑	1	1	↑	↑	↑	↑	↑

Set or cleared according to the byte pulled from the stack into CCR.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
RTI	INH	80		7

RTS

Return from Subroutine

RTS

Operation: $SP \leftarrow SP + \$0001; \uparrow PCH$ Restore PCH from stack
 $SP \leftarrow SP + \$0001; \uparrow PCL$ Restore PCL from stack

Description: The stack pointer is incremented (by 1). The contents of the byte of memory that is pointed to by the stack pointer are loaded into the high-order byte of the program counter. The stack pointer is again incremented (by 1). The contents of the byte of memory that are pointed to by the stack pointer are loaded into the low-order 8 bits of the program counter. Program execution resumes at the address that was just restored from the stack.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
RTS	INH	81		4

HC08 Cycles	Machine Code		Addr Mode	Source Forms
	Opcode	Operand(s)		
2	A5	#	MM	SHC SHL
3	35	#	DIR	SHC SHR
4	05	#	EXT	SHC SHR
2	F5	#	IX	SHC X
3	E5	#	IX	SHC SHL
4	D5	#	IX	SHC SHL
4	ED	#	SP1	SHC SHL
5	FD	#	SP2	SHC SHL

SBC**Subtract with Carry****SBC****Operation:** $A \leftarrow (A) - (M) - (C)$ **Description:** Subtracts the contents of M and the contents of the C bit of the CCR from the contents of A and places the result in A.**Condition Codes and Boolean Formulae:**

V	H	I	N	Z	C
↑	1	1	—	—	↑

V: $A7 \wedge \overline{M7} \wedge R7 \vee \overline{A7} \wedge M7 \wedge R7$

Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a negative number is subtracted from a positive number with a negative result, or, if a positive number is subtracted from a negative number with a positive result.

N: R7

Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$

Set if the result is \$00; cleared otherwise.

C: $\overline{A7} \wedge M7 \vee M7 \wedge R7 \vee R7 \wedge \overline{A7}$

Set if the unsigned value of the contents of memory plus the previous carry are larger than the unsigned value in the accumulator; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
SBC #opr	IMM	A2	ii	2
SBC opr	DIR	B2	dd	3
SBC opr	EXT	C2	hh ll	4
SBC ,X	IX	F2		2
SBC opr,X	IX1	E2	ff	3
SBC opr,X	IX2	D2	ee ff	4
SBC opr,SP	SP1	9EE2	ff	4
SBC opr,SP	SP2	9ED2	ee ff	5

SEC

Set Carry Bit

SEC

Operation: C bit ← 1

Description: Sets the C bit in the CCR. SEC may be used to set up the C bit prior to a shift or rotate instruction that involves the C bit.

Condition Codes and Boolean Formulae:

	V	N	Z	C		H	I	N	V	Z	C
	—	1	1	—	—	—	—	—	—	—	1

C: 1 (set)

Source Forms, Addressing Modes, Machine Code, and Cycles:

	Source Forms	Addr Mode	Machine Code		HC08 Cycles
			Opcode	Operand(s)	
	SEC	INH	99		1

SEI

Set Interrupt Mask Bit

SEI

Operation: I bit ← 1

Description: Sets the interrupt mask bit in the CCR. The microprocessor is inhibited from responding to interrupts while the I bit is set.

Condition Codes and Boolean Formulae:

		V	N	I	H	I	N	V	Z	C
		—		1	1	—	1	—	—	—

I: 1 (set)

Source Forms, Addressing Modes, Machine Code, and Cycles:

	Source Forms	Addr Mode	Machine Code		HC08 Cycles
			Opcode	Operand(s)	
SEI		INH	9B		2

5

STA**Store Accumulator in Memory****STA****Operation:** $M \leftarrow (A)$ **Description:** Stores the contents of A in memory. The contents of A remain unchanged. The SP1 addressing mode uses the value in SPH for the high byte of the effective address without a carry from the low byte calculation.**Condition Codes and Boolean Formulae:**

V	—	—	H	I	N	Z	C
0	1	1	—	—	↑	↑	—

V: 0
Cleared.N: A7
Set if MSB of result is one; cleared otherwise.Z: $A7 \wedge A6 \wedge A5 \wedge A4 \wedge A3 \wedge A2 \wedge A1 \wedge A0$
Set if A is \$00; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
STA <i>opr</i>	DIR	B7	dd	3
STA <i>opr</i>	EXT	C7	hh ll	4
STA ,X	IX	F7		2
STA <i>opr</i> ,X	IX1	E7	ff	3
STA <i>opr</i> ,X	IX2	D7	ee ff	4
STA <i>opr</i> ,SP	SP1	9EE7	ff	4
STA <i>opr</i> ,SP	SP2	9ED7	ee ff	5

STHX

Store Index Register H:X

STHX

Operation: (M:M + 1) ← (H:X)

Description: Stores index register H:X to the specified memory location. The condition codes are set according to the data.

Condition Codes and Boolean Formulae:

V				H	I	N	Z	C
0	1	1	—	—	↑	↑	↑	—

V: 0
Cleared.

N: R15
Set if MSB of result is one; cleared otherwise.

Z: R15:R14:R13:R12:R11:R10:R9:R8:R7:R6:R5:R4:R3:R2:R1:R0
Set if the result is \$0000; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
STHX <i>opr</i>	DIR	35	dd	4

STHX <i>opr</i>	DIR	35	dd	4
STX <i>opr</i>	DIR	36	dd	4
STX <i>opr</i>	DIR	37	dd	4
STX <i>opr</i>	DIR	38	dd	4
STX <i>opr</i>	DIR	39	dd	4
STX <i>opr</i>	DIR	3A	dd	4
STX <i>opr</i>	DIR	3B	dd	4
STX <i>opr</i>	DIR	3C	dd	4
STX <i>opr</i>	DIR	3D	dd	4
STX <i>opr</i>	DIR	3E	dd	4
STX <i>opr</i>	DIR	3F	dd	4

STOP

Enable $\overline{\text{IRQ}}$ Pin, Stop Oscillator

STOP

Operation: I bit \leftarrow 0; Stop Oscillator

Description: Reduces power consumption by eliminating all dynamic power dissipation. (See module documentation for module reactions to STOP instruction.) The external interrupt pin is enabled and the I bit in the CCR is cleared to enable the external interrupt. Finally, the oscillator is inhibited to put the MCU into the STOP condition.

When either the RESET or $\overline{\text{IRQ}}$ pin goes low, the oscillator is enabled. A delay of 4095 processor clock cycles is imposed allowing the oscillator to stabilize. The reset vector or interrupt request vector is fetched, and the associated service routine is executed.

External interrupts are enabled after a STOP command.

5

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
—	1	1	—	0	—

I: 0 (cleared)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
STOP	INH	8E		1

STX

Store Index Register X in Memory

STX

Operation: $M \leftarrow (X)$

Description: Stores the contents of X in memory. The contents of X remain unchanged.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
0	1	1	—	—	—

- V: 0
Cleared.
- N: X7
Set if MSB of result is one; cleared otherwise.
- Z: $X7 \wedge X6 \wedge X5 \wedge X4 \wedge X3 \wedge X2 \wedge X1 \wedge X0$
Set if X is \$00; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
STX <i>opr</i>	DIR	BF	dd	3
STX <i>opr</i>	EXT	CF	hh ll	4
STX ,X	IX	FF		2
STX <i>opr</i> ,X	IX1	EF	ff	3
STX <i>opr</i> ,X	IX2	DF	ee ff	4
STX <i>opr</i> ,SP	SP1	9EEF	ff	4
STX <i>opr</i> ,SP	SP2	9EDF	ee ff	5

SUB

Subtract

SUB

Operation: $A \leftarrow (A) - (M)$

Description: Subtracts the contents of M from A and places the result in A.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
↑	1	1	—	—	↑

V: $A7 \wedge M7 \wedge R7 \vee \overline{A7} \wedge M7 \wedge R7$
Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a negative number is subtracted from a positive number with a negative result, or, if a positive number is subtracted from a negative number with a positive result.

N: $R7$
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: $\overline{A7} \wedge M7 \vee M7 \wedge R7 \vee R7 \wedge \overline{A7}$
Set if the unsigned value of the contents of memory is larger than the unsigned value in the accumulator; cleared otherwise.

5

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
SUB #opr	IMM	A0	ii	2
SUB opr	DIR	B0	dd	3
SUB opr	EXT	C0	hh ll	4
SUB X	IX	F0		2
SUB opr,X	IX1	E0	ff	3
SUB opr,X	IX2	D0	ee ff	4
SUB opr,SP	SP1	9EE0	ff	4
SUB opr,SP	SP2	9ED0	ee ff	5

HC08 Cycles	Machine Code	Addr Mode	Source Forms
9	93	IM1	SP1

SWI

Software Interrupt

SWI

Operation: $PC \leftarrow (PC) + \$0001$ Move PC to return address
 $\downarrow(PCL); SP \leftarrow (SP) - \0001 Push low half of return address
 $\downarrow(PCH); SP \leftarrow (SP) - \0001 Push high half of return address
 $\downarrow(X); SP \leftarrow (SP) - \0001 Push index register on stack
 $\downarrow(A); SP \leftarrow (SP) - \0001 Push A on stack
 $\downarrow(CCR); SP \leftarrow (SP) - \0001 Push CCR on stack
 I bit $\leftarrow 1$ Mask further interrupts
 $PCH \leftarrow (\$FFFC)$ Vector fetch
 $PCL \leftarrow (\$FFFD)$

5

Description: The program counter is incremented (by 1). The program counter, index register, and accumulator are pushed onto the stack. The CCR bits are then pushed onto the stack, with bits V, H, I, N, Z, and C going into bit positions 7 and 4–0. Bit positions 6 and 5 contain ones. The stack pointer is decremented (by 1) after each byte of data is stored on the stack. The interrupt mask bit is then set. The program counter is then loaded with the address stored in the SWI vector (located at memory locations n–0002 and n–0003, where n is the address corresponding to a high state on all implemented lines of the address bus). The address of the SWI vector can be expressed as \$FFFC:\$FFFD. This instruction is not maskable by the I bit.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
—	1	1	—	1	—


I: 1 (set)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
SWI	INH	83		9

TAP Transfer Accumulator to Condition Code Register TAP

Operation: $CCR \leftarrow (A)$



Description: Transfers the contents of the accumulator to the condition code register.

5

Condition Codes and Boolean Formulae:

V				H	I	N	Z	C
↑	1	1	↑	↑	↑	↑	↑	↑

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TAP	INH	84		2

TAX Transfer Accumulator to Index Register X **TAX**

Operation: $X \leftarrow (A)$

Description: Loads the index register with the contents of the accumulator. The contents of the accumulator are unchanged.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TAX	INH	97		1

5

TPA Transfer Condition Code Register to Accumulator TPA

Operation: A ← (CCR)

Description: Transfers the contents of the condition code register into the accumulator.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TPA	INH	85		1

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TSTA	INH (A)	4D		1
TSTX	INH (X)	8D		1
TST op	DIR	3D 05		3
TST X	IX	7D		3
TST opX	IX	BD	R	3
TST op, op	SP	ED	R	4

TST Test for Negative or Zero TST

Operation: (A) – \$00
 or: (X) – \$00
 or: (M) – \$00

Description: Sets the N and Z condition codes according to the contents of A, X, or M. The contents of A, X, and M are not altered.

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
0	1	1	—	—	—

N: M7
 Set if MSB of the tested value is one; cleared otherwise.

Z: $M7 \wedge M6 \wedge M5 \wedge M4 \wedge M3 \wedge M2 \wedge M1 \wedge M0$
 Set if A, X, or M contains \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TSTA	INH (A)	4D		1
TSTX	INH (X)	5D		1
TST <i>opr</i>	DIR	3D	dd	3
TST ,X	IX	7D		2
TST <i>opr</i> ,X	IX1	6D	ff	3
TST <i>opr</i> ,SP	SP1	9E6D	ff	4

TSX Transfer Stack Pointer to Index Register H:X **TSX**

Operation: H:X ← (SPH:SP) + \$0001

Description: Loads index register H:X with one plus the contents of the stack pointer SPH:SP. The contents of the stack pointer remain unchanged. After a TSX instruction, index register H:X points to the last value that was stored on the stack.

Condition Codes and Boolean Formulae: None affected.

V				H	I	N	Z	C
—	1	1	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TSX	INH	95		2

TXA

Transfer Index Register X to Accumulator

TXA

Operation: $A \leftarrow (X)$

Description: Loads the accumulator with the contents of index register X. The contents of index register X are not altered.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TXA	INH	9F		1

5

TXS Transfer Index Register H:X to Stack Pointer **TXS**

Operation: SPH:SP ← (H:X) - \$0001

Description: Loads the stack pointer SPH:SP with the contents of index register H:X minus one. The contents of index register H:X are not altered.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TXS	INH	94		2

HC08 Cycles	Machine Code		Addr Mode	Source Forms
	Opcode	Operand(s)		
1	94		INH	TXS

WAIT

Enable Interrupts; Stop Processor

WAIT

Operation: I bit ← 0; inhibit CPU clocking until interrupted

Description: Reduces power consumption by eliminating dynamic power dissipation in some portions of the MCU. The timer, the timer prescaler, and the on-chip peripherals continue to operate because they are potential sources of an interrupt. Wait causes enabling of interrupts by clearing the I bit in the CCR, and stops clocking of processor circuits.

Interrupts from on-chip peripherals may be enabled or disabled by local control bits prior to execution of the WAIT instruction.

When either the RESET or $\overline{\text{IRQ}}$ pin goes low, or when any on-chip system requests interrupt service, the processor clocks are enabled, and the reset, $\overline{\text{IRQ}}$, or other interrupt service request is processed.

Condition Codes and Boolean Formulae:

V		H		I	N	Z	C
—	1	1	—	0	—	—	—

I: 0 (cleared)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
WAIT	INH	8F		1

5

SECTION 6: INSTRUCTION SET EXAMPLES

The M68HC08 Family instruction set is an extension of the M68HC05 Family instruction set. Section 6 contains the instructions unique to the M68HC08 Family with accompanying code examples. Following is a list of the new instructions.

- Add Immediate Value (Signed) to Stack Pointer (AIS)
- Add Immediate Value (Signed) to Index Register (AIX)
- Branch if Greater Than or Equal To (BGE)
- Branch if Greater Than (BGT)
- Branch if Less Than or Equal To (BLE)
- Branch if Less Than (BLT)
- Compare and Branch if Equal (CBEQ)
- Compare A with Immediate, Branch if Equal (CBEQA)
- Compare Index (X) with Immediate, Branch if Equal (CBEQX)
- Clear Index High (CLRH)
- Compare Index Register (H:X) with Immediate Value (CPHX)
- Decimal Adjust Accumulator (DAA)
- Decrement and Branch if Not Zero (DBNZ)
- Divide (DIV)
- Load Index Register (H:X) with Immediate Value (LDHX)
- Move (MOV)
- Nibble Swap Accumulator (NSA)
- Push Accumulator onto Stack (PSHA)
- Push Index Register H onto Stack (PSHH)
- Push Index Register X onto Stack (PSHX)
- Pull Accumulator from Stack (PULA)
- Pull Index Register H from Stack (PULH)
- Pull Index Register X from Stack (PULX)
- Store H:X Index Register (STHX)
- Transfer Accumulator to Condition Code Register (TAP)
- Transfer Condition Code Register to Accumulator (TPA)
- Transfer Stack Pointer to Index Register (H:X) (TSX)
- Transfer Index Register (H:X) to Stack Pointer (TXS)

AIS Add Immediate Value (Signed) to Stack Pointer AIS

Operation: SPH:SP ← (SPH:SP) + (M)

Description: Adds the immediate operand to the stack pointer SPH:SP. The immediate value is an 8-bit two's complement signed operand. The AIS instruction can be used to create and remove a stack frame buffer that is used to store temporary variables.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
AIS #opr	IMM	A7	ii ii	2

Section 6 — Instruction Set Examples

```

*
* AIS:
* 1) Creating local variable space on the stack
*
*   SP --> |-----| ^
*           |-----| |
*           |   Local   | |
*           | Variable  | |
*           |   Space   | |
*           |-----| | Decreasing
*                   | | Address
*           | PC (MS byte) | |
*           |-----| |
*           | PC (LS byte) | |
*           |-----| |
*
* NOTE: SP must always point to next unused byte,
*       therefore do not use this byte (0,SP) for storage
*

```

Label	Operation	Operand	Comments
SUB1	AIS	#-16	;Create 16 bytes of local space
*	.		
*	.		
*	.		
*	.		
	AIS	#16	;Clean up stack (Note: AIS ;does not modify CCR)
	RTS		;Return
*			
*			

Section 6 — Instruction Set Examples

*
* 2) Passing parameters through the stack
*

Label	Operation	Operand	Comments
PARAM1	RMB	1	
PARAM2	RMB	1	
*			
*			
	LDA	PARAM1	
	PSHA		;Push dividend onto stack
	LDA	PARAM2	
	PSHA		;Push divisor onto stack
	JSR	DIVIDE	;8/8 divide
	PULA		;Get result
	AIS	#1	;Clean up stack
			; (CCR not modified)
	BCS	ERROR	;Check result
*			
ERROR	EQU	*	
*			
*			

Section 6 — Instruction Set Examples

```
*****
*   DIVIDE: 8/8 divide
*
*   SP ---> |           |
*           |-----|
*           |   A   |
*           |-----|
*           |   X   |
*           |-----|
*           |   H   |
*           |-----|
*           | PC (MS byte) |
*           |-----|
*           | PC (LS byte) |
*           |-----|
*           | Divisor |
*           |-----|
*           | Dividend | Decreasing
*           |           | Address
*           |-----|
*
*   Entry:  Dividend and divisor on stack at
*           SP,7 and SP,6 respectively
*   Exit:   8-bit result placed on stack at SP,6
*           A, H:X preserved
*
*****
```

Label	Operation	Operand	Comments
DIVIDE	PSHH		;preserve H:X, A
	PSHX		
	PSHA		
	LDX	6,SP	;Divisor -> X
	CLRH		;0 -> MS dividend
	LDA	7,SP	;Dividend -> A
	DIV		
OK	STA	6,SP	;Save result
	PULA		;restore H:X, A
	PULX		
	PULH		
	RTS		

AIX Add Immediate Value (Signed) to Index Register H:X **AIX**

Operation: $H:X \leftarrow (H:X) + (M)$

Description: Adds an immediate operand to index register H:X formed by the concatenation of the H and X registers. The immediate operand is an 8-bit two's complement signed offset.

Condition Codes and Boolean Formulae: None affected.

V				H	I	N	Z	C
—	1	1	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
AND #opr	IMM	AF	ii	2

Section 6 — Instruction Set Examples

AIX Code Example

* AIX:
 * 1) Find the 8-bit checksum for a 512 byte table
 *

Label	Operation	Operand	Comments
	ORG	\$7000	
TABLE	FDB	512	
	ORG	\$6E00	;ROM/EPROM address space
	LDHX	#511	;Initialize byte count (0..511)
	CLRA		;Clear result
ADDLOOP	ADD	TABLE,X	
	AIX	#-1	;Decrement byte counter

* NOTE: DEX will not carry from X through H. AIX will.

CPHX	#0		;Done?
------	----	--	--------

* NOTE: DEX does affect the CCR. AIX does not (CPHX required).

BPL	ADDLOOP		;Loop if not complete.
-----	---------	--	------------------------

* 2) Round a 16-bit signed fractional number
 * Radix point is assumed fixed between bits 7 and 8

* Entry: 16-bit fractional in fract
 * Exit: Integer result after round operation in A

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
FRACT	RMB	2	
	ORG	\$6E00	;ROM/EPROM address space
	LDHX	FRACT	
	AIX	#1	
	AIX	#\$7F	;Round up if X >= \$80 (fraction >= 0.5)

* NOTE: AIX operand is a signed 8-bit number. AIX #\$80 would therefore be equivalent to AIX #-128 (signed extended to 16-bits). Splitting the addition into two positive operations is required to perform the round correctly.

PSHH			
PULA			

BGE

Branch if Greater Than or Equal To
(Signed Operands)

BGE

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(N \oplus V) = 0$
i.e., if $(A) \geq (M)$ (two's complement signed numbers)

Description: If the BGE instruction is executed immediately after execution of a compare or subtract instruction, branch occurs if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was greater than or equal to the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BGE <i>opr</i>	REL	90	<i>rr</i>	3

6

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

Section 6 — Instruction Set Examples

BGE Code Example

* 8 x 8 signed multiply

*

* Entry: Multiplier and multiplicand in VAR1 and VAR2

* Exit : Signed result in X:A

*

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
NEG_FLG	RMB	1	;Sign flag byte
VAR1	RMB	1	;Multiplier
VAR2	RMB	1	;Multiplicand
*			
*			
S_MULT	ORG	\$E00	;ROM/EPROM address space
	CLR	NEG_FLG	;Clear negative flag
	TST	VAR1	;Check VAR1
	BGE	POS	;Continue is =>0
	INC	NEG_FLG	;Else set negative flag
	NEG	VAR1	;Make into positive number
*			
POS	TST	VAR2	;Check VAR2
	BGE	POS2	;Continue is =>0
	INC	NEG_FLG	;Else toggle negative flag
	NEG	VAR2	;Make into positive number
*			
POS2	LDA	VAR2	;Load VAR1
	LDX	VAR1	;Load VAR2
	MUL		;Unsigned VAR1 x VAR2 -> X:A
	BRCLR	0, NEG_FLG, EXIT	;Quit if operands both ;positive or both neg. ;Else one's complement A and X
	COMA		
	COMX		
	ADD	#1	;Add 1 for 2's complement (LS byte)
	PSHA		;Save LS byte of result
	TXA		;Transfer unsigned MS byte of ;result
	ADC	#0	;Add carry result to complete ;2's complement
	TAX		;Return to X
	PULA		;Restore LS byte of result
EXIT	RTS		;Return
*			

BGT**Branch if Greater Than****BGT****(Signed Operands)**

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $Z \wedge (N \oplus V) = 0$
 i.e., if $(A) > (M)$ (two's complement signed numbers)

Description: If the BGT instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was greater than the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BGT <i>opr</i>	REL	92	<i>rr</i>	3

6

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

BGT Code Example

```
* BGT:
* Read an 8-bit A/D register, sign it and test for valid range
*
*      Entry: New reading in AD_RES
*      Exit : Signed result in A. ERR_FLG set if out of range.
*
*      (signed result in A. ERR_FLG set if out of range.)
```

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
ERR_FLG	RMB	1	;Out of range flag
AD_RES	RMB	1	;A/D result register
*			
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDA	AD_RES	;Get latest reading (0 thru 256)
	EOR	#\$80	;Sign it (-128 thru 128)
	CMP	#\$73	;If greater than upper limit,
	BGT	OUT	; branch to error flag set
	CMP	#\$8D	;If greater than lower limit
			;\$8D = -\$73)
	BGT	IN	; branch to exit
OUT	BSET	0,ERR_FLG	;Set error flag
IN	RTS		;Return

BLE

Branch if Less Than or Equal To

BLE

(Signed Operands)

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $Z \vee (N \oplus V) = 1$
i.e., if $(A) \leq (M)$ (two's complement signed numbers)

Description: If the BLE instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, the branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was less than or equal to the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLE <i>opr</i>	REL	93	<i>rr</i>	3

6

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

Section 6 — Instruction Set Examples

BLE Code Example

* Find the most negative of two 16-bit signed integers
 *
 * Entry: Signed 16-bit integers in VAL1 and VAL2
 * Exit : Most negative integer in H:X
 *

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
VAL1	RMB	2	;16-bit signed integer
VAL2	RMB	2	;16-bit signed integer
*			
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDHX	VAL1	
	CPHX	VAL2	
	BLE	EXIT1	;If VAL1 <= VAL2, exit
	LDHX	VAL2	; else load VAL2 into H:X
EXIT1	EQU	*	

Source Form	Add Mode	Machine Code	
		OpCode	Operand
BLE op	REL	01	n
			3

6

Type	Branch		Complementary Branch	
	Test	Boolean	Test	Boolean
Signed	<m	Z(NV)=0	BGT	00
Signed	<m	(NV)=0	BGE	00
Signed	<m	Z=1	BED	01
Signed	<m	Z(NV)=1	BLE	00
Signed	<m	(NV)=1	BLT	01
Unsigned	<m	Ov=0	BHI	00
Unsigned	<m	C=0	BHSCC	00
Unsigned	<m	Z=1	BED	01
Unsigned	<m	Ov=1	BLS	00
Unsigned	<m	C=1	BLOSCC	00
Single	<m	C=1	BCC	00
Single	<m	Z=1	BED	01
Single	<m	BMI	00	00
Single	<m	BMS	00	00
Single	<m	BHSCC	00	00
Single	<m	BH	00	00
Single	<m	BRA	00	00

BLT Branch if Less Than (Signed Operands) BLT

Operation: $PC \leftarrow (PC) + \$0002 + rel$ if $(N \oplus V) = 1$
i.e., if $(A) < (M)$ (two's complement signed numbers)

Description: If the BLT instruction is executed immediately after execution of any of instructions CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was less than the two's complement number represented by M.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLT <i>opr</i>	REL	91	<i>rr</i>	3

6

The following is a summary of all branch instructions.

Branch				Complementary Branch			Type
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	
$r > m$	$Z \wedge (N \oplus V) = 0$	BGT	92	$r \leq m$	BLE	93	Signed
$r \geq m$	$(N \oplus V) = 0$	BGE	90	$r < m$	BLT	91	Signed
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Signed
$r \leq m$	$Z \vee (N \oplus V) = 1$	BLE	93	$r > m$	BGT	92	Signed
$r < m$	$(N \oplus V) = 1$	BLT	91	$r \geq m$	BGE	90	Signed
$r > m$	$C \vee Z = 0$	BHI	22	$r \leq m$	BLS	23	Unsigned
$r \geq m$	$C = 0$	BHS/BCC	24	$r < m$	BLO/BCS	25	Unsigned
$r = m$	$Z = 1$	BEQ	27	$r \neq m$	BNE	26	Unsigned
$r \leq m$	$C \vee Z = 1$	BLS	23	$r > m$	BHI	22	Unsigned
$r < m$	$C = 1$	BLO/BCS	25	$r \geq m$	BHS/BCC	24	Unsigned
Carry	$C = 1$	BCS	25	No Carry	BCC	24	Simple
$r = 0$	$Z = 1$	BEQ	27	$r \neq 0$	BNE	26	Simple
Negative	$N = 1$	BMI	2B	Plus	BPL	2A	Simple
I Mask	$I = 1$	BMS	2D	I Mask=0	BMC	2C	Simple
H-Bit	$H = 1$	BHCS	29	$H = 0$	BHCC	28	Simple
IRQ High	—	BIH	2F	—	BIL	2E	Simple
Always	—	BRA	20	Never	BRN	21	Uncond.

r =register: A, X, or H:X (after CPHX instruction) m =memory operand

Section 6 — Instruction Set Examples

BLT Code Example

* Compare 8-bit signed integers in A and X and place the
* most negative in A.
*
* Entry: Signed 8-bit integers in A and X
* Exit : Most negative integer in A. X preserved.
*
*

Label	Operation	Operand	Comments
	ORG	\$6E00	;ROM/EPROM address space
	PSHX		;Move X onto stack
	CMP	1,SP	;Compare it with A
	BLT	EXIT2	;If A <= stacked X, quit
	TXA		;else move X to A
EXIT2	PULX		;Clean up stack
*			

HOCB Cycles	Machine Code		Addr Mode	Source Form
	Opcode	Operand(s)		
8	31	dd	DIR	CBEQ op, rel
4	41	r	IMM	CBEQA op, rel
4	51	r	IMM	CBEQX op, rel
4	77	r	EX	CBEQ X, rel
8	81	r	IX+	CBEQ op, X, rel
8	9B	r	SP+	CBEQ op, SP, rel

CBEQ**Compare and Branch if Equal****CBEQ****Operation:**

$(A) - (M); PC \leftarrow (PC) + \$0003 + rel$ if result is \$00
or: for IX+ mode: $(A) - (M); PC \leftarrow (PC) + \$0002 + rel$
 if result is \$00
or: for SP1 mode: $PC \leftarrow (PC) + \$0004 + rel$
 if result is \$00

Description:

CBEQ compares the operand with the accumulator and causes a branch if the result is zero. The CBEQ instruction combines CMP and BEQ for faster table lookup routines.

CBEQ_IX+ compares the operand addressed by index register H:X to the accumulator and causes a branch if the result is zero. Index register H:X is then incremented regardless of whether a branch is taken. CBEQ_IX1+ operates the same way except that an 8-bit offset is added to the effective address of the operand.

Condition Codes and Boolean Formulae: None affected.

6

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CBEQ <i>opr, rel</i>	DIR	31	dd rr	5
CBEQA <i>#opr, rel</i>	IMM	41	ii rr	4
CBEQX <i>#opr, rel</i>	IMM	51	ii rr	4
CBEQ <i>X+, rel</i>	IX+	71	rr	4
CBEQ <i>opr, X+, rel</i>	IX1+	61	ff rr	5
CBEQ <i>opr, SP, rel</i>	SP1	9E61	ff rr	6

Section 6 — Instruction Set Examples

CBEQ Code Example

* Skip spaces in a string of ASCII characters. String must
* contain at least one non-space character.

*
* Entry: H:X points to start of string
* Exit : H:X points to first non-space character in
* string
*

Label	Operation	Operand	Comments
	LDA	#\$20	;Load space character
SKIP	CBEQ	X+,SKIP	;Increment through string until ;non-space character found.

*
* NOTE: X post increment will occur irrespective of whether
* branch is taken. In this example, H:X will point to the
* non-space character+1 immediately following the CBEQ
* instruction.

Label	Operation	Operand	Comments
	AIX	#-1	;Adjust pointer to point to 1st ;non-space char.
	RTS		;Return

CBEQA Compare A with Immediate, Branch if Equal **CBEQA**

Operation: $(A) - (M); PC \leftarrow (PC) + \$0003 + rel$ if result is \$00

Description: CBEQ compares an immediate operand with the accumulator and causes a branch if the result is zero. The CBEQA instruction combines CMP and BEQ for faster table lookup routines.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CBEQ <i>opr, rel</i>	DIR	31	dd rr	5
CBEQA <i>#opr, rel</i>	IMM	41	ii rr	4
CBEQX <i>#opr, rel</i>	IMM	51	ii rr	4
CBEQ <i>X+, rel</i>	IX+	71	rr	4
CBEQ <i>opr, X+, rel</i>	IX1+	61	ff rr	5
CBEQ <i>opr, SP, rel</i>	SP1	9E61	ff rr	5

Section 6 — Instruction Set Examples

CBEQA Code Example

- * Look for an End-of-Transmission (EOT) character from a
- * serial peripheral. Exit if true, otherwise process data
- * received.
- *

Label	Operation	Operand	Comments
EOT	EQU	\$04	
*			
DATA_RX	EQU	1	
*			
	LDA	DATA_RX	;get receive data
	CBEQA	#EOT,EXIT3	;check for EOT

- * NOTE: CBEQ, CBEQA, CBEQX instructions do NOT modify the
- * CCR. In this example, Z flag will remain in the state the
- * LDA instruction left it in.

Machine Code	Source	
	OpCode	Address
Process	31	00
data	41	01
	51	02
EXIT3	RTS	57
		71
		81
		90

Section 6 — Instruction Set Examples

CBEQX Compare X with Immediate, Branch if Equal CBEQX

Operation: $(X) - (M); PC \leftarrow (PC) + \$0003 + rel$ if result is \$00

Description: CBEQX compares an immediate operand with the lower order index register X, and causes a branch if the result is zero. The CBEQX instruction combines CPX and BEQ for faster loop counter control.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CBEQ <i>opr, rel</i>	DIR	31	dd rr	5
CBEQA <i>#opr, rel</i>	IMM	41	ii rr	4
CBEQX <i>#opr, rel</i>	IMM	51	ii rr	4
CBEQ <i>X+, rel</i>	IX+	71	rr	4
CBEQ <i>opr; X+, rel</i>	IX1+	61	ff rr	5
CBEQ <i>opr; SP, rel</i>	SP1	9E61	ff rr	5

Section 6 — Instruction Set Examples

CBEQX Code Example

* Keyboard wake-up interrupt service routine. Return to sleep
* (WAIT mode) unless "ON" key has been depressed.
*

Label	Operation	Operand	Comments
ON_KEY	EQU	\$02	
*			
SLEEP	WAIT		
	BSR	DELAY	;Debounce delay routine
	LDX	PORTA	;Read keys
	CBEQX	#ON_KEY,WAKEUP	;Wake up if "ON" pressed,
	BRA	SLEEP	;otherwise return to sleep
*			
WAKEUP	EQU	*	;Start of main code
*			

MIPS Cycles	Machine Code		Addr Label	Source Form
	OpCode	Operand(s)		
1	4F		00000000 (A)	CLR A
1	5F		00000000 (Q)	CLR Q
1	8C		00000000 (H)	CLR H
3	2F	00000000	00000000	CLR op
3	7F		00000000	CLR X
3	9F	00000000	00000000	CLR opX
4	2F	00000000	00000000	CLR opSP

CLRHH

Clear Index High

CLRHH

Operation: $H \leftarrow \$00$

Description: The contents of H are replaced with zeros.

Condition Codes and Boolean Formulae:

V			H		I	N	Z	C
0	1	1	—	—	—	0	1	—

V: 0 (cleared)

N: 0 (cleared)

Z: 1 (set)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CLRA	INH (A)	4F		1
CLRX	INH (X)	5F		1
CLRHH	INH (H)	8C		1
CLR <i>opr</i>	DIR	3F	dd	3
CLR ,X	IX	7F		2
CLR <i>opr</i> ,X	IX1	6F	ff rr	3
CLR <i>opr</i> ,SP	SP1	9E6F	ff	4

6

CLR H Code Example

* Clear H:X register
*

Label	Operation	Operand	Comments
	CLR X		
	CLR H		

*
* NOTE: This sequence takes 2 cycles and uses 2 bytes
* LDHX #0 takes 3 cycles and uses 3 bytes.
*

V	I	H	M	Z	C
1	1	1	1	1	1

C: H:M15 ~ M:5 < R15
Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise.

Z: R15 < 0000
Set if the result is 0000; cleared otherwise.

M: R15
Set if MSB of result is one; cleared otherwise.

V: H:M15 ~ M:5 < H:M15 ~ M:5
Set if a two's complement overflow resulted from the operation; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

HCS Cycles	Machine Code		Addr Mode	Source Form
	Opcode	Opcode (Operand)		
3	00 11	00 11	IMM	CPHX spr
4	70 00	70 00	DIR	CPHX spr

CPHX Compare Index Register H:X with Memory **CPHX**

Operation: (H:X) – (M:M + 1)

Description: CPHX compares index register H:X with the 16-bit value in memory and sets the condition code register accordingly.

Condition Codes and Boolean Formulae:

V				H	I	N	Z	C
↑	1	1	—	—	↑	↑	↑	↑

- V: $H7 \wedge M15 \wedge R15 \vee H7 \wedge M15 \wedge R15$
Set if a two's complement overflow resulted from the operation; cleared otherwise.
- N: R15
Set if MSB of result is one; cleared otherwise.
- Z: $R15 \wedge R14 \wedge R13 \wedge R12 \wedge R11 \wedge R10 \wedge R9 \wedge R8 \wedge R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$0000; cleared otherwise.
- C: $H7 \wedge M15 \vee M15 \wedge R15 \vee R15 \wedge H7$
Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise.

6

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CPHX #opr	IMM	65	ii ii+1	3
CPHX opr	DIR	75	dd	4

Section 6 — Instruction Set Examples

CPHX Code Example

* Stack pointer overflow test. Branch to a fatal error
* handler if overflow detected.
*

Label	Operation	Operand	Comments
STACK	EQU	\$1000	;Stack start address (empty)
SIZE	EQU	\$100	;Maximum stack size
*			
	PSHH		;Save H:X (assuming stack is OK!)
	PSHX		
	TSX		;Move SP+1 to H:X
	CPHX	#STACK-SIZE	;Compare against stack lowest ;address
	BLO	FATAL	;Branch out if lower
*			; otherwise continue executing ;main code
	PULX		;Restore H:X
	PULH		
*			
*			
*			
*			
*			
FATAL	EQU	*	;FATAL ERROR HANDLER
*			

DAA

Decimal Adjust Accumulator

DAA

Operation: (A)₁₀

Description: Adjusts contents of the accumulator and the state of the CCR carry bit after binary-coded decimal operations, so that there is a correct BCD sum and an accurate carry indication. The state of the CCR half carry bit affects operation. (Refer to the DAA Function Summary table on the following page for details of operation.

Condition Codes and Boolean Formulae:

V		H	I	N	Z	C
U	1	1	—	—	↑	↑

V: U
Undefined.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

C: (Refer to the **DAA Function Summary** table on following page.)

6

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DAA	INH	72		2

Section 6 — Instruction Set Examples

The **DAA Function Summary** table below shows DAA operation for all legal combinations of input operands. Columns 1–4 represent the results of ADC or ADD operations on BCD operands. The correction factor in column 5 is added to the accumulator to restore the result of an operation on two BCD operands to a valid BCD value and to set or clear the C bit. All values are in hexadecimal.

DAA Function Summary

1	2	3	4	5	6
Initial C Bit Value	Value of A[7:4]	Initial H-Bit Value	Value of A[3:0]	Correction Factor	Corrected C-Bit Value
0	0-9	0	0-9	00	0
0	0-8	0	A-F	06	0
0	0-9	1	0-3	06	0
0	A-F	0	0-9	60	1
0	9-F	0	A-F	66	1
0	A-F	1	0-3	66	1
1	0-2	0	0-9	60	1
1	0-2	0	A-F	66	1
1	0-3	1	0-3	66	1

6

DAA Code Example

* Add 2 BCD 8-bit numbers (e.g. 78 + 49 = 127)

*

Label	Operation	Operand	Comments
VALUE1	FCB	\$78	
VALUE2	FCB	\$49	
*			
	LDA	VALUE1	;A = \$78
	ADD	VALUE2	;A = \$78+\$49 = \$C1; C=0, H=1
	DAA		;Add \$66; A = \$27; C=1 {=127 BCD}
*			

DBNZ **Decrement and Branch if Not Zero** **DBNZ**

Operation: $A \leftarrow (A) - \$01$ **or:** $M \leftarrow (M) - \$01$ **or:** $X \leftarrow (X) - \$01$;
 $PC \leftarrow (PC) + \$0003 + rel$ if (result) $\neq 0$ for DBNZ
direct, IX1
 $PC \leftarrow (PC) + \$0002 + rel$ if (result) $\neq 0$ for DBNZA,
DBNZX, or IX
 $PC \leftarrow (PC) + \$0004 + rel$ if (result) $\neq 0$ for DBNZ SP1

Description: Subtract one from the contents of A, X, or M; then
branch using the relative offset if the result of the
subtract is not zero.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DBNZ <i>opr</i>	DIR	3B	dd rr	5
DBNZA <i>opr</i>	INH	4B	rr	3
DBNZX <i>opr</i>	INH	5B	rr	3
DBNZ <i>opr</i>	IX	7B	rr	4
DBNZ <i>opr</i>	IX1	6B	ff rr	5
DBNZ <i>opr</i>	SP1	9E6B	ff rr	6

6

DBNZ Code Example

* Delay routine:
* Delay = N x (153.6+0.36)uS for 60nS CPU clock
* For example, delay=10mS for N=\$41 and 60nS CPU clock
*
* Entry: COUNT = 0
* Exit: COUNT = 0; A = N
*

Label	Operation	Operand	Comments
N	EQU	\$41	;Loop constant for 10mS delay
*			
	ORG	\$50	;RAM address space
COUNT	RMB	1	;Loop counter
*			
	ORG	\$6E00	;ROM/EPROM address space
DELAY	LDA	#N	;Set delay constant
LOOPY	DBNZ	COUNT,LOOPY	;Inner loop (5x256 cycles)
	DBNZA	LOOPY	;Outer loop (3 cycles)
*			

Source Form	Address Range	Machine Code	
		Operation (Cycles)	Machine Code (Cycles)
DBNZ	10H	DBNZ	52

Section 6 — Instruction Set Examples

DIV

Divide

DIV

Operation: $A \leftarrow (H:A) \div X$ $H \leftarrow \text{Remainder}$

Description: Divides a 16-bit unsigned dividend contained in the concatenated registers H and A by an 8-bit divisor contained in index register X. The quotient is placed in the accumulator A, and the remainder is placed in the high-order index register H. The divisor is left unchanged.

An overflow (quotient > \$FF) or divide-by-zero sets the C bit and the quotient and remainder are indeterminate.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
—	1	1	—	—	—	↑	↑

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$

Set if the result (quotient) is \$00; cleared otherwise.

C: Set if a divide by zero was attempted or if an overflow occurred; cleared otherwise.

6

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DIV	INH	52		7

Section 6 — Instruction Set Examples

DIV Code Example

- * 1) 8/8 integer divide > 8-bit integer quotient
- * Performs an unsigned integer divide of an 8-bit dividend
- * in A by an 8-bit divisor in X. H must be cleared. The
- * quotient is placed into A and the remainder in H.
- * DIV instructions as shown below.

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID1	RMB	1	;storage for dividend
DIVISOR1	RMB	1	;storage for divisor
QUOTIENT1	RMB	1	;storage for quotient
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDA	DIVID1	;Load dividend
	CLRH		;Clear MS byte of dividend
	LDX	DIVISOR1	;Load divisor
	DIV		;8/8 divide
	STA	QUOTIENT1	;Store result; remainder in H

- * 2) 8/8 integer divide > 8-bit integer and 8-bit fractional
- * quotient. Performs an unsigned integer divide of an 8-bit
- * dividend in A by an 8-bit divisor in X. H must be
- * cleared. The quotient is placed into A and the remainder
- * in H. The remainder may be further resolved by executing
- * additional DIV instructions as shown below. The radix point
- * of the quotient will be between bits 7 and 8.
- *

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID2	RMB	1	;storage for dividend
DIVISOR2	RMB	1	;storage for divisor
QUOTIENT2	RMB	2	;storage for quotient
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDA	DIVID2	;Load dividend
	CLRH		;Clear MS byte of dividend
	LDX	DIVISOR2	;Load divisor
	DIV		;8/8 divide
	STA	QUOTIENT2	;Store result; remainder in H
	DIV		;Resolve remainder
	STA	QUOTIENT2+1	
*			
*			
*			

Section 6 — Instruction Set Examples

- * 3) 8/8 fractional divide > 16-bit fractional quotient
- * Performs an unsigned fractional divide of an 8-bit dividend
- * in H by the 8-bit divisor in X. A must be cleared. The
- * quotient is placed into A and the remainder in H. The
- * remainder may be further resolved by executing additional
- * DIV instructions as shown below.
- * The radix point is assumed to be in the same place for both
- * the dividend and the divisor. The radix point is to the
- * left of the MS bit of the quotient. An overflow will occur
- * when the dividend is greater than or equal to the divisor.
- * The quotient is an unsigned binary weighted fraction with
- * a range of \$01 (0.0039) to \$FF (0.9961).
- *

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID3	RMB	1	;storage for dividend
DIVISOR3	RMB	1	;storage for divisor
QUOTIENT3	RMB	2	;storage for quotient
*			
	ORG	\$6E00	;ROM/EPROM address space
LDHX		DIVID3	;Load dividend into H (and
			;divisor into X)
CLRA			;Clear LS byte of dividend
DIV			;8/8 divide
STA		QUOTIENT3	;Store result; remainder in H
DIV			;Resolve remainder
STA		QUOTIENT3+1	

*
*

6

Section 6 — Instruction Set Examples

- * 4) Unbounded 16/8 integer divide
- * This algorithm performs the equivalent of long division.
- * The initial divide is an 8/8 (no overflow possible).
- * Subsequent divide are 16/8 using the remainder from the
- * previous divide operation (no overflow possible).
- * The DIV instruction does not corrupt the divisor and leaves
- * the remainder in H, the optimal position for successive
- * divide operations. The algorithm may be extended to any
- * precision of dividend by performing additional divides.
- * This, of course, includes resolving the remainder of a
- * divide operation into a fractional result as shown below.
- *

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVIDEND4	RMB	2	;storage for dividend
DIVISOR4	RMB	1	;storage for divisor
QUOTIENT4	RMB	3	;storage for quotient
*			
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDA	DIVIDEND4	;Load MS byte of dividend into
			;LS dividend reg.
	CLR H		;Clear H (MS dividend register)
	LDX	DIVISOR4	;Load divisor
	DIV		;8/8 integer divide [A/X -> A; r->H]
	STA	QUOTIENT4	;Store result (MS result of
			;complete operation)
*			;Remainder in H (MS dividend
			;register)
	LDA	DIVIDEND4+1	;Load LS byte of dividend into
			;LS dividend reg.
	DIV		;16/8 integer divide
			;[H:A/X -> A; r->H]
	STA	QUOTIENT4+1	;Store result (LS result of
			;complete operation)
	CLRA		;Clear LS dividend (prepare for
			;fract. divide)
	DIV		;Resolve remainder
	STA	QUOTIENT4+2	;Store fractional result.
*			
*			

Section 6 — Instruction Set Examples

- * 5) Bounded 16/8 integer divide
- * Although the DIV instruction will perform a 16/8 integer divide, it can only generate an 8-bit quotient. Quotient overflows are therefore possible unless the user knows the bounds of the dividend and divisor in advance.
- *

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID5	RMB	2	;storage for dividend
DIVISOR5	RMB	1	;storage for divisor
QUOTIENT5	RMB	1	;storage for quotient
*			
	ORG	\$6E00	;ROM/EPROM address space
LDHX		DIVID5	;Load dividend into H:X
TXA			;Move X to A
LDX		DIVISOR5	;Load divisor into X
DIV			;16/8 integer divide
BCS		ERROR5	;Overflow?
STA		QUOTIENT5	;Store result
ERROR5	EQU	*	

Section 6 — Instruction Set Examples

(This page intentionally left blank.)

LDHX Load Index Register H:X with Memory

Operation: $H:X \leftarrow (M:M+1)$

Description: Loads the contents of the specified memory location into index register H:X. The condition codes are set according to the data.

Condition Codes and Boolean Formulas:

V	C	Z	N	I	H				
0	1	1	1	1	1	1	1	1	1

V: 0
Cleared

N: R15
Set if MSB of result is one; cleared otherwise.

Z: R15
Set if the result is 0000; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr. Mode	Machine Code		H:C:C:C Cycles
		Opcode	Operands	
LDHX reg.	IMM	45	1	3
LDHX var.	DIR	55	dd	4

LDHX Load Index Register H:X with Memory **LDHX**

Operation: $H:X \leftarrow (M:M + 1)$

Description: Loads the contents of the specified memory location into index register H:X. The condition codes are set according to the data.

Condition Codes and Boolean Formulae:

V			H		I	N	Z	C
0	1	1	—	—	—	↑	↑	—

V: 0
Cleared.

N: R15
Set if MSB of result is one; cleared otherwise.

Z: $R15 \wedge R14 \wedge R13 \wedge R12 \wedge R11 \wedge R10 \wedge R9 \wedge R8 \wedge R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$0000; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

6

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
LDHX <i>#opr</i>	IMM	45	ii jj	3
LDHX <i>opr</i>	DIR	55	dd	4

Section 6 — Instruction Set Examples

LDHX Code Example

* Clear RAM block of memory
*

Label	Operation	Operand	Comments
RAM	EQU	\$0050	;Start of RAM
SIZE1	EQU	\$400	;Length of RAM array
*			
	LDHX	#RAM	;Load RAM pointer
LOOP	CLR	,X	;Clear byte
	AIX	#1	;Bump pointer
	CPHX	#RAM+SIZE1	;Done?
	BLO	loop	;Loop if not

MOV

Move

MOV

Operation: $(M)_{\text{destination}} \leftarrow (M)_{\text{source}}$

Description: Moves a byte of data from a source address to a destination address. Data is examined as it is moved, and condition codes are set. Source data is not changed. Internal registers (other than CCR) are not affected.

There are four addressing modes for the MOV instruction:

- 1) IMMDIR moves an immediate byte to a direct memory location.
- 2) DD moves a direct location byte to another direct location.
- 3) IX+D moves a byte from a location addressed by index register H:X to a direct location. Index register H:X is incremented after the move.
- 4) DIX+ moves a byte from a direct location to one addressed by index register H:X. Index register H:X is incremented after the move.

6

Condition Codes and Boolean Formulae:

V	H	I	N	Z	C
0	1	1	—	—	—

V: 0
Cleared.

N: R7
Set if MSB of result is set; cleared otherwise.

Z: $R7 \wedge R6 \wedge R5 \wedge R4 \wedge R3 \wedge R2 \wedge R1 \wedge R0$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
MOV <i>opr</i>	IMD	6E	ii dd	4
MOV <i>opr</i>	DD	4E	dd dd	5
MOV <i>opr</i>	IX+D	7E	dd	4
MOV <i>opr</i>	DIX+	5E	dd	4

Section 6 — Instruction Set Examples

MOV Code Example

* 1) Initialize Port A and Port B data registers in page 0.

*

Label	Operation	Operand	Comments
PORTA	EQU	\$0000	;port a data register
PORTB	EQU	\$0001	;port b data register
*			
	MOV	#\$AA,PORTA	;store \$AA to port a
	MOV	#\$55,PORTB	;store \$55 to port b

*

*

*

* 2) Move REG1 to REG2 iff REG1 negative, otherwise clear REG2

*

Label	Operation	Operand	Comments
REG1	EQU	\$0010	
REG2	EQU	\$0011	
*			
	MOV	REG1,REG2	
	BMI	NEG	
	CLR	REG2	

*

NEG	EQU	*
-----	-----	---

*

*

* 3) Move data to a page 0 location from a table anywhere in memory

*

Label	Operation	Operand	Comments
SPIOUT	EQU	\$0012	
*			
	ORG	\$50	;RAM address space
TABLE_PTR	RMB	2	;storage for table pointer
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDHX	TABLE_PTR	;Restore table pointer
	MOV	X+,SPIOUT	;Move data

*

* NOTE: X+ is a 16-bit increment of the H:X register

* NOTE: The increment occurs after the move operation is

* completed

*

	STHX	TABLE_PTR	;Save modified pointer
--	------	-----------	------------------------

*

NSA

Nibble Swap Accumulator

NSA

Operation: $A \leftarrow (A[3:0]:A[7:4])$

Description: Swaps upper and lower nibbles (4 bits) of the accumulator. The NSA instruction is used for more efficient storage and use of binary-coded decimal operands.

Condition Codes and Boolean Formulae: None affected.

V	H			I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
NSA	INH	62		3

Section 6 — Instruction Set Examples

NSA Code Example

- * NSA:
- * Compress 2 bytes, each containing one BCD nibble, into 1
- * byte. Each byte contains the BCD nibble in bits 0-3. Bits
- * 4-7 are clear.
- *

Label	Operation	Operand	Comments
BCD1	RMB	1	
BCD2	RMB	1	
*			
	LDA	BCD1	;Read first BCD byte
	NSA		;Swap LS and MS nibbles
	ADD	BCD2	;Add second BCD byte
*			

Source	Address	Machine Code	HC08
PSHA	00H	47	2

PSHA

Push Accumulator onto Stack

PSHA

Operation: $\downarrow (A), SP \leftarrow (SP-\$01)$

Description: The contents of the accumulator are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point to the next available location in the stack. The contents of the accumulator remain unchanged.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHA	INH	87		2

Section 6 — Instruction Set Examples

PSHA Code Example

- * PSHA:
- * Jump table index calculation.
- * Jump to a specific code routine based on a number held in A
- *
- * Entry : A = jump selection number, 0-3
- *

Label	Operation	Operand	Comments
	PSHA		;Save selection number
	LSLA		;Multiply by 2
	ADD	1,SP	;Add stacked number;
			;A now = A x 3
	TAX		;Move to index reg
	CLRHL		;and clear MS byte
	PULA		;Clean up stack
	JMP	TABLE1,X	;Jump into table....
TABLE1	JMP	PROG_0	
	JMP	PROG_1	
	JMP	PROG_2	
	JMP	PROG_3	
*			
PROG_0	EQU	*	
PROG_1	EQU	*	
PROG_2	EQU	*	
PROG_3	EQU	*	
*			

PSHH

Push Index Register H onto Stack

PSHH

Operation: $\downarrow (H), SP \leftarrow (SP-\$01)$

Description: The contents of the 8-bit high-order index register H are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point at the next available location in the stack. The contents of index register H remain unchanged.

Condition Codes and Boolean Formulae: None affected.

V		H	I	N	Z	C
—	1	1	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHH	INH	8B		2

Section 6 — Instruction Set Examples

PSHH Code Example

* PSHH:
 * 1) Save contents of H register at the start of an interrupt
 * service routine
 *

Label	Operation	Operand	Comments
SCI_INT	PSHH		;Save H (all other registers ;already stacked)
*			
*			
*			
*			
*			
	PULH		;Restore H
	RTI		;Unstack all other registers; ;return to main
*			
*			
*	2) Effective address calculation		
*			
*			
*			
*			
	Entry	H:X=pointer, A=offset	
*	Exit	H:X = A + H:X (A = H)	
*			

Label	Operation	Operand	Comments
	PSHX		;Push X then H onto stack
	PSHH		
	ADD	2,SP	;Add stacked X to A
	TAX		;Move result into X
	PULA		;Pull stacked H into A
	ADC	#0	;Take care of any carry
	PSHA		;Push modified H onto stack
	PULH		;Pull back into H
	AIS	#1	;Clean up stack
*			

PSHX

Push Index Register X onto Stack

PSHX

Operation: $\downarrow (X), SP \leftarrow (SP-\$01)$

Description: The contents of the 8-bit low-order index register X are pushed onto the stack at the address contained in the stack pointer (SPH:SP). The stack pointer is then decremented to point at the next available location in the stack. The contents of index register X remain unchanged.

Condition Codes and Boolean Formulae: None affected.

V	H	I	N	Z	C
—	1	1	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHX	INH	89		2

6

Section 6 — Instruction Set Examples

PSHX Code Example

- * PSHX:
- * 1) Implement the transfer of the X register to the H
- * register
- *

Label	Operation	Operand	Comments
	PSHX		;Move X onto the stack
	PULH		;Return back to H

- *
- * 2) Implement the exchange of the X register and A
- *

Label	Operation	Operand	Comments
	PSHX		;Move X onto the stack
	TAX		;Move A into X
	PULA		;Restore X into A

Section 6 — Instruction Set Examples

PULA

Pull Accumulator from Stack

PULA

Operation: $SP \leftarrow (SP + \$01); \uparrow (A)$

Description: The stack pointer is incremented to address the last operand on the stack. The accumulator is then loaded with the contents of the address pointed to by SPH:SP.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULA	INH	86		2

PULA Code Example

* Implement the transfer of the H register to A
*

Label	Operation	Operand	Comments
	PSHH		;Move H onto stack
	PULA		;Return back to A

V	C	Z	N	I	H	I	I	I	I	I	I	I	I	I	I
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Source Form	Addr. Mode	Machine Code		Cycles
		Op-code	Op-operand	
PULH	RM	BA		2

PULH

Pull Index Register H from Stack

PULH

Operation: $SP \leftarrow (SP + \$01); \uparrow (H)$

Description: The stack pointer is incremented to address the last operand on the stack. Index register H is then loaded with the contents of the address pointed to by SPH:SP.

Condition Codes and Boolean Formulae: None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULH	INH	8A		2

Section 6 — Instruction Set Examples

PULH Code Example

* Implement the exchange of the H register and A
*

Label	Operation	Operand	Comments
	PSHA		;Move A onto the stack
	PSHH		;Move H onto the stack
	PULA		;Pull H into A
	PULH		;Pull A into H

Source Forms, Addressing Modes, Machine Code, and Cycles:		<div> <div>V</div> <div>—</div> <div>I</div> <div>I</div> <div>H</div> <div>—</div> <div>I</div> <div>—</div> <div>N</div> <div>—</div> <div>Z</div> <div>—</div> <div>C</div> <div>—</div> </div>	
Source Forms	Addr. Mode	Machine Code	
		Opcode	(a) Operand(s)
PULH	INH	88	
		HCHC Cycles	
		2	

PULX

Pull Index Register X from Stack

PULX

Operation: $SP \leftarrow (SP + \$01); \uparrow (X)$

Description: The stack pointer is incremented to address the last operand on the stack. Index register X is then loaded with the contents of the address pointed to by SPH:SP.

Condition Codes and Boolean Formulae: None affected.

V				H	I	N	Z	C
—	1	1	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULX	INH	88		2

Section 6 — Instruction Set Examples

PULX Code Example

* Implement the exchange of the X register and A

Label	Operation	Operand	Comments
	PSHA		;Move A onto the stack
	TXA		;Move X into A
	PULX		;Restore A into X

Source Form	Addr Mode	Machine Code	
		Opcode	Operand(s)
STX op	DIR	25 45	

STHX

Store Index Register H:X

STHX

Operation: (M:M + 1) ← (H:X)

Description: Stores index register H:X to the specified memory location. The condition codes are set according to the data.

Condition Codes and Boolean Formulae:

V			H		I	N	Z	C
0	1	1	—	—	—	↑	↑	—

V: 0
Cleared.

N: R15
Set if MSB of result is one; cleared otherwise.

Z: ~~R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0~~
Set if the result is \$0000; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

6

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
STHX <i>opr</i>	DIR	35	dd	4

Section 6 — Instruction Set Examples


STHX Code Example

* Effective address calculation
*
* Entry : H:X=pointer, A=offset
* Exit : H:X = A + H:X
*

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
TEMP	RMB	2	
*			
	ORG	\$6E00	;ROM/EPROM address space
	STHX	TEMP	;Save H:X
	ADD	TEMP+1	;Add saved X to A
	TAX		;Move result into X
	LDA	TEMP	;Load saved X into A
	ADC	#0	;Take care of any carry
	PSHA		;Push modified H onto stack
	PULH		;Pull back into H
*			

TAP Transfer Accumulator to Condition Code Register **TAP**


Operation: CCR ← (A)



Description: Transfers the contents of the accumulator to the condition code register.

Condition Codes and Boolean Formulae:

6



Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TAP	INH	84		2

TAP Code Example

- * NOTE: The TAP instruction was added to improve testability of the
- * CPU08, and so few practical applications of the instruction exist.
- *

Description: Transfers the contents of the condition code register into the accumulator.

Condition Codes and Boolean Formulas: None affected.

V		I	H	I	M	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr. Mode	Machine Code		HWS Cycles
		Opcode	Operands	
TAP	RM	82		1

TPA Transfer Condition Code Register to Accumulator **TPA**

Operation: $A \leftarrow (CCR)$

Description: Transfers the contents of the condition code register into the accumulator.

Condition Codes and Boolean Formulae: None affected.

V				H	I	N	Z	C
—	1	1	—	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TPA	INH	85		1

Section 6 — Instruction Set Examples

TPA Code Example

- ```
* Implement branch if 2's complement signed overflow bit
* (V-bit) is set
*
```

| Label | Operation                                                | Operand | Comments |
|-------|----------------------------------------------------------|---------|----------|
|       | TPA                                                      |         |          |
| *     |                                                          |         |          |
| *     | NOTE: Transferring the CCR to A does not modify the CCR. |         |          |
| *     |                                                          |         |          |
|       | TSTA                                                     |         |          |
|       | BMI                                                      | V_SET   |          |
| *     |                                                          |         |          |
| V_SET | EQU                                                      | *       |          |
| *     |                                                          |         |          |

**TSX** Transfer Stack Pointer to Index Register H:X **TSX**

**Operation:**  $H:X \leftarrow (SPH:SP) + \$0001$

**Description:** Loads index register H:X with one plus the contents of the stack pointer SPH:SP. The contents of the stack pointer remain unchanged. After a TSX instruction, index register H:X points to the last value that was stored on the stack.

**Condition Codes and Boolean Formulae:** None affected.

| V |   | H |   | I | N | Z | C |
|---|---|---|---|---|---|---|---|
| — | 1 | 1 | — | — | — | — | — |

**Source Forms, Addressing Modes, Machine Code, and Cycles:**

| Source Forms | Addr Mode | Machine Code |            | HC08 Cycles |
|--------------|-----------|--------------|------------|-------------|
|              |           | Opcode       | Operand(s) |             |
| TSX          | INH       | 95           |            | 2           |

## Section 6 — Instruction Set Examples

### TSX Code Example

\* TSX:  
 \* Create a stack frame pointer. H:X points to the stack frame  
 \* irrespective of stack depth. Useful for handling nested  
 \* subroutine calls (e.g. recursive routines) which reference  
 \* the stack frame data.

| Label                                                         | Operation | Operand | Comments                          |
|---------------------------------------------------------------|-----------|---------|-----------------------------------|
| LOCAL                                                         | EQU       | \$20    |                                   |
| *                                                             |           |         |                                   |
|                                                               | AIS       | #LOCAL  | ;Create local variable space in   |
|                                                               |           |         | ;stack frame                      |
|                                                               | TSX       |         | ;SP +1 > H:X                      |
| *                                                             |           |         |                                   |
| * NOTE: TSX transfers SP+1 to allow the H:X register to point |           |         |                                   |
| * to the first used stack byte (SP always points to the next  |           |         |                                   |
| * available stack byte). The SP itself is not modified.       |           |         |                                   |
| *                                                             |           |         |                                   |
| *                                                             |           |         |                                   |
| *                                                             |           |         |                                   |
|                                                               | LDA       | 0,X     | ;Load the 1st byte in local space |
| *                                                             |           |         |                                   |
| *                                                             |           |         |                                   |
| *                                                             |           |         |                                   |
| *                                                             |           |         |                                   |

TXS

Transfer Index Register H:X to Stack Pointer

TXS

**Operation:** SPH:SP ← (H:X) - \$0001

**Description:** Loads the stack pointer SPH:SP with the contents of index register H:X minus one. The contents of index register H:X are not altered.

**Condition Codes and Boolean Formulae:** None affected.

|   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|
| V |   | H | I | N | Z | C |
| — | 1 | 1 | — | — | — | — |

Source Forms, Addressing Modes, Machine Code, and Cycles:

| Source Forms | Addr Mode | Machine Code |            | HC08 Cycles |
|--------------|-----------|--------------|------------|-------------|
|              |           | Opcode       | Operand(s) |             |
| TXS          | INH       | 94           |            | 2           |

## Section 6 — Instruction Set Examples

### TXS Code Example

\* Initialize the SP to a value other than the reset state  
\*

| Label  | Operation | Operand   | Comments      |
|--------|-----------|-----------|---------------|
| STACK1 | EQU       | \$0FFF    |               |
| *      |           |           |               |
|        | LDHX      | #STACK1+1 | ;\$1000 > H:X |
|        | TXS       |           | ;\$0FFF > SP  |
| *      |           |           |               |

\* NOTE: TXS subtracts 1 from the value in H:X before it  
\* transfers to SP.

## Section 6 — Instruction Set Examples

### TXS Code Example

```

* Initialize the SP to a value other than the reset state
*
Label:
STACK EQU 2017F
*
LDX STACK+1
TXS
*
* NOTE: The address 1 from the value in H:X before it
* transfers to SP.

```